

ALTERA

ALTERA

ALTERA

ALTERA

**USER-CONFIGURABLE
LOGIC**

DATABOOK

September 1988

ALTERA

(i)

The following are trademarks of Altera Corporation: A+PLUS, LogicMap, LogiCaps, MacroMunching, TURBO-BIT, SALSA, ADLIB, SAM+PLUS, PLDS-SAM, PLS-SAM, SAMSIM, ASMILE, PLDS2, PLS4, PLS2, PLCAD, PLE, ASAP, EP300, EP310, EP512, EP600, EP610, EP900, EP910, EP1200, EP1210, EP1800, EP1810, EPS448, EPB1400, EPB2001, EPB2002, EPM5016, EPM5024, EPM5032, EPM5064, EPM5127, EPM5128, SAM, BUSTER, MCMAP MAX, and MAX+PLUS. A+PLUS design elements and Mnemonics are Altera Corporation copyright. IBM is a registered trademark of International Business Machines, Inc. PS/2 and Micro Channel are trademarks of International Business Machines, Inc. CHMOS is a trademark of Intel Corporation. PC-CAPS is a trademark of Personal CAD Systems Inc. Dash is a trademark of FutureNet Corporation. PAL is a trademark of Monolithic Memories Inc. MS-DOS is a trademark of Microsoft Corporation. WordStar is a trademark of MicroPro Corporation. Altera reserves the right to make changes in the devices or the device specifications identified in this document without notice. Altera advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty. Testing and other quality control techniques are utilized to the extent Altera deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed. In the absence of written agreement to the contrary, Altera assumes no liability for Altera applications assistance, customers product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does Altera warrant or represent that any patent right, copyright, or other intellectual property right of Altera covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Altera's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Altera Corporation. As used herein:

1. Life support devices or systems are devices or systems which,
(a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ALTERA cannot assume any responsibility for any circuits shown or represented that they are free from patent infringement.

Products contained within are covered by one or more of the following U. S. patents: #4,609,986; #4,677,318; #4,617,479; #4,713,792; #4,328,565; #4,361,847; #4,409,723; #4,639,893; #4,649,520; and the following foreign patents: England: #2,072,384; #2,073,487; West Germany: #3,103,160; and Japan: #1,279,100. Additional Patents Pending.

Copyright ©1985, 1986, 1987, 1988
ALTERA Corporation
0888103 DFGG

ALTERA CORPORATION
3525 MONROE STREET,
P.O. BOX 58163
SANTA CLARA, CA 95052-8163
(408) 984-2800

ALTERA

ALTERA

ALTERA

ALTERA

SECTION 1: Introduction to Altera

Page No.

■ SECTION 1 TABLE OF CONTENTS	1
■ ALPHA-NUMERIC INDEX	2
■ INTRODUCTION TO ALTERA	3
■ ALTERA EPLD DESIGN ENVIRONMENT	7
■ DEVICE SELECTOR GUIDE	8

SECTION 2: EPLD Datasheets

Page No.

■ SECTION 2 TABLE OF CONTENTS	9
■ HIGH DENSITY EPLDs	10-36
■ LOW DENSITY EPLDs	37-80
■ FUNCTION SPECIFIC EPLDs	81-135
■ MULTIPLE ARRAY MATRIX (MAX) EPLDs	136-161
■ DESIGN RECOMMENDATIONS	162

SECTION 3: Development Systems

Page No.

■ SECTION 3 TABLE OF CONTENTS	163
■ DEVELOPMENT SYSTEMS	165-171
■ DEVELOPMENT SOFTWARE	172-220
■ PROGRAMMING HARDWARE	221-222

SECTION 4: General Information

Page No.

■ SECTION 4 TABLE OF CONTENTS	223
■ APPLICATIONS LITERATURE	224-225
■ ORDERING INFORMATION	226
■ QUALITY PROGRAMS	227-237
■ PACKAGE OUTLINES	238-244
■ THERMAL DATA	245
■ SALES OFFICES	246-252

HOW TO USE THIS DATABOOK

This databook provides technical datasheets for Altera EPLD and Development Tool products. If you are already familiar with Altera EPLDs and the associated design support versus other semicustom logic alternatives, you can go right to the product data in Section 2. On the other hand, if you're venturing into EPLDs or semicustom logic for the first time, you may choose to acquaint yourself with Section 1 which includes some brief history and a discussion of the technology issues and alternatives in the application specific market.

To place an order, go directly to the Appendices in Section 4 for ordering information, package outlines, or distributor locations.

If this databook doesn't answer your technical questions, please call our applications HOT-LINE (408) 984-2805 extension 102, and we will help you directly.


For Application Notes and design guideline information, refer to the Altera Applications Handbook.

ALTERA ALTERA ALTERA ALTERA

INTRODUCTION TO ALTERA**PAGE NO.**

Alpha-Numeric Index	2
Introduction to Altera	3
Altera EPLD Design Environment	7
Device Selector Guide	8

EPLDs		DEVELOPMENT TOOLS	
PRODUCT	PAGE	PRODUCT	PAGE
EPB1400	81	PLAESW	219
EPB1400-2	81	PLDCAD-SUPREME	167
EPB2001	118	PLDS-ENCORE	166
EPB2002	118	PLDS-MAX	168
EPM5016	146	PLDS-MCMAP	170
EPM5024	145	PLDS-SAM	169
EPM5032	151	PLDS2	171
EPM5032-2	151	PLE3-12	221
EPM5064	143	PLE40	178
EPM5127	150	PLEJ1210	222
EPM5128	150	PLED1400	222
EPS448-16	105	PLEJ1400	222
EPS448-20	105	PLEG1800	222
EPS448-25	105	PLEJ1800	222
EP1800	20	PLEJ2001	222
EP1800-2	20	PLED448	222
EP1800-3	20	PLEJ448	222
EP1810-45	10	PLED5032	222
EP1810-55	10	PLEJ5032	222
EP310	75	PLED512	222
EP310-2	75	PLEJ512	222
EP310-3	75	PLEJ5128	222
EP320	63	PLEG5128	222
EP320-1	63	PLED600	222
EP320-2	63	PLEJ600	222
EP512-25	50	PLED900	222
EP512-30	50	PLEJ900	222
EP512-35	50	PLFSIM	199
EP600	46	PLSLIB-TTL	186
EP600-3	46	PLS-MAX	203
EP610-25	37	PLS-MCKIT	215
EP610-30	37	PLS-SAM	211
EP610-35	37	PLS2	172
EP610-40	37	PLSME	196
EP900	33	PLSTART	216
EP900-2	33		
EP900-3	33		
EP910-30	24		
EP910-35	24		
EP910-40	24		
EP910-45	24		



ALTERA CORPORATION

Altera Corporation was founded in 1983 to provide an alternative solution to custom masked gate arrays for the design of high-density logic functions. The founders of Altera believed that the problems of high development costs, long lead times, lack of design iteration flexibility and dedicated inventory could be eliminated through the use of standard, user configurable (or programmable) components.

USER CONFIGURABLE

INTEGRATED CIRCUITS

By combining CMOS and EPROM erasable cell technologies Altera created the industry's first Erasable Programmable Logic Device (EPLD). This led to the introduction of a full family of EPLDs spanning the range from 300 to over 2000 gates. These products provided a convenient, low cost means of integrating dozens of TTL and CMOS SSI/MSI devices into a handful of packages.

Today Altera offers EPLDs to solve many common board and system integration needs. These User Configurable logic devices are divided into two architectural categories based on a fundamental design decision—should the device architecture yield maximum flexibility for general purpose logic replacement or be specialized to solve a specific system design task:

1) General Purpose EPLDs—provide ideal integration densities for random logic replacement from PAL replacement to thousands of gates. Two basic families of devices are available. The EP Series is based on a conventional AND-OR architecture. The EPM Series uses a Multiple Array matrix (MAX) structure for register intensive applications.

2) Function Specific EPLDs—provide integration of specific system design tasks. These function specific EPLDs are further divided into product families according to their specific system design focus: Families optimized for high performance controller/complex state machines, custom peripheral designs and Micro Channel interface applications are available today.

DEVELOPMENT TOOLS

A critical factor in the rapid, worldwide acceptance of Altera's user configurable ICs has been the availability of low cost, easy to use software and hardware development tools. Available on both IBM PC compatible and PS/2 computer platforms, Altera's tools provide everything required to design, debug and program custom logic functions in the user's facility.

At the heart of these software tools are proprietary design processors based on logic synthesis techniques which automatically translate the user's input into programming patterns for the minimum device necessary to accomplish the task. A variety of design entry methods is offered including state machine and schematic capture using high level TTL MacroFunction building blocks as well as primitive gate elements. Simulation and interface programs to third party CAE products are also available.

The unique characteristic of EPLD technology is the very fast design turnaround times which can be achieved. Design processing is fast. A typical 1000 gate design will compile in less than 2 minutes and devices can be programmed in seconds. This, coupled with the erasable and reprogrammable features of an EPLD, allows multiple hardware iterations to be evaluated in a single day, if necessary.

PHILOSOPHY AND DIRECTION

Altera believes that these development tools are a critical factor for the advancement of user configurable semiconductor technology. In order that component utility and ultimately designer efficiency be maximized, the semiconductor device and the software must be developed in parallel and concert. If one is subordinated to the other, the total product combination will suffer. In line with this belief, Altera has invested in approximately equal sized R&D staffs in the areas of Software Development and Integrated Circuit Design.

One benefit of this approach is that when Altera introduces a new product to the market place, software and hardware support are in place on the day of introduction. This level of support and service is unique in the industry.

Altera also works closely with the leading third party vendors to assure its customers the availability of appropriate tools for the production environment.

Altera's products are sold by manufacturers representatives and major electronic distributors throughout the world. Cypress Semiconductor, Intel Corporation, Texas Instruments and others are licensed second sources for many of the Altera products described in this catalog.

THE USER CONFIGURABLE INTEGRATED CIRCUIT CONCEPT

To achieve improved system performance in the marketplace, more and more manufacturers have sought higher levels of integration (functional density) for the electronic components in their products. This has led to various forms of custom chips that require lengthy development lead times and sizable design costs. The concept of User Configurable Integrated Circuits is to provide the benefits of large scale integration *without* the drawbacks of custom chips.

A few of the most significant benefits of large scale logic integration are:

- Lower manufacturing costs
- Lower power
- Higher reliability
- Proprietary design protection
- Additional features

As end users of semiconductors moved to higher and higher levels of integration, chip designers found it increasingly difficult to define larger and larger common "building blocks" of logic. These difficulties led to the emergence of the *user-defined* Application-Specific Integrated Circuit (ASIC), sometimes more accurately described as the User Specific (USIC) or Customer Specific (CSIC) devices.

The options presently available for customer-specific logic are:

- Full Custom
- Standard Cell Library
- Gate Array
- User Configurable (Programmable)


The first three choices are custom masked and are not wholly satisfactory for system designers and manufacturers due to several problems:

- Development lead times are relatively long, requiring from 6 to 20 weeks for the fastest solution.
- Design costs are significant, varying from \$10K to \$40K as a minimum.
- Inventory is dedicated which is expensive and prohibits adequate second sourcing.
- Semiconductor distributors have difficulty participating in this business—thus limiting wide-spread use.
- None of these solutions address the fundamental issue that engineering is inherently an interactive process. Design changes in midstream are not allowed due to lead time and inventory constraints.

As a result of these restrictions, many designers are still reluctant to switch from standard logic to application-specific logic.

Attempts to eliminate these restrictions have led to an increasing interest in user configurable or programmable logic devices. The concept of user-configurable logic is to provide the designer with the benefits of custom LSI chips from standard products. The benefits of such parts include off-the-shelf availability, minimal design costs, multiple sourcing from distributors and manufacturers, and flexible, interchangeable inventory.

Figure 1. Altera User-Configurable Logic Families



BIPOLAR FUSE TECHNOLOGY

In the past all programmable logic products were implemented using bipolar fuse technology. These products eliminated the lead time and development cost penalties of the mask customized solution previously mentioned, but brought with them their own inherent limitations:

- Bipolar, with its high power dissipation, cannot provide the integration density required.
- Fuse programming does not allow complete testing at the factory and is inefficient in silicon utilization.
- The devices can only be programmed once; therefore, mistakes in development result in scrap, a significant penalty with high density parts.
- The programming software and development tools are primitive and tedious to use.

CMOS ERASABLE TECHNOLOGY

Altera was the first supplier to overcome these problems of programmable logic when it introduced its EPLD line of user-programmable logic devices incorporating CMOS floating-gate technology.

Altera EPLDs are manufactured with high-speed complementary metal oxide semiconductor (CMOS) technology. Compared to bipolar fuse technology, CMOS provides lower power dissipation and a cooler operating temperature which enables designers to pack a greater number of logic functions onto a chip.

Altera's EPLDs use an EPROM programming mechanism. This technology, used in MOS memories since the early 1970s, brings further advantages. It enables the devices to be reprogrammed in the event of any design changes. The fact that programming can be erased also permits thorough testing during the manufacturing process.

EASY TO USE DESIGN TOOLS

For user-configurable circuits to reach the broad base of existing SSI/MSI TTL users, the programming and design tools must meet three criteria:

- Low cost
- Easy to use
- Personal availability and access.

Today, the most widely available source of computing power is the personal computer. By creating development tools that fit the personal computer environment, all three of these criteria can be met.

As in the area of component architecture, Altera is committed to provide effective, flexible solutions to the CAD/CAE problems the system designer faces. Particularly in those areas which require extensive device-specific knowledge, Altera has developed an effective set of IBM-PC and PS/2

based CAE tools to handle the problems of design entry and programming.

With these tools the user may enter a design via high level TTL MacroFunctions or primitive gate symbols using graphic schematic diagrams, text based netlist entries, state machine descriptions, or Boolean equations. Once the design is entered, a fully automated integration process, called the Design Processor, translates the design into a device programming file. This file is used to directly program the target EPLD using Altera-supplied hardware, or general-purpose third party programmers.

LOGIC SYNTHESIS

The translation of a design from its original input format (be it equation, schematic, or other) to a device-specific programming map is typically called logic synthesis. Early PAL device assemblers provided no support for software-assisted logic minimization; the user in essence had to determine the minimal set of equations to implement his logic. This could be quite time-consuming and was recognized as a mechanical task well suited to software algorithms.

Altera's design processors, such as A+PLUS, SAM+PLUS and MAX+PLUS, use logic minimization schemes such as DeMorgan's Inversion to aid the designer in minimizing his logic and optimally fitting into a given device. This process becomes more complex as devices become more sophisticated. Variable product term distribution, multiple flip-flop types, local/global feedback all complicate the process as they add capability.

The appropriate algorithm for fitting a large design into an EPLD is a process which is sensitive to device architecture. A compelling reason for vendor-supplied development tools is the need for close interaction between tools and architecture. Much as optimizing compilers must have knowledge of the target computer architecture, logic synthesizers must have knowledge of their devices. Tools developed in parallel with device development will arrive in a timely fashion at device introduction rather than lagging by substantial periods of time.

Altera's synthesis package for general purpose EPLDs is the A+PLUS package. It performs three major functions.

First, regardless of the type of design entry method used, it translates the design into internal logic equations. At this stage, most design syntax errors are detected and reported to the user.

Second, it performs sophisticated Boolean logic reductions on the translated design in order to maximize utilization of the EPLD's resources. The user is given complete control over the application of minimization and inversion techniques.

Finally, A+PLUS matches requirements of a specific design with the known resources of an Altera part. Automatically, or with user input, each logic function is placed in the optimum location

1

and selects the appropriate interconnection paths and device pin assignments.

The actual fitting process results in a utilization report and a programming file. The utilization report informs the user how the design was implemented and points out any unused resources remaining in the device.

SIMULATION AND

TEST CONSIDERATIONS

Design checking before system integration from components has taken on new importance with more complex designs. Granted, with EPLDs the user does have the luxury of relatively painlessly reprogramming his device if an error in the design should be found. However, by employing simulation at an early stage this type of wasted effort can be prevented. Altera offers P.C. based simulation capability.


Most customer specific logic solutions, such as gate arrays and the fuse based PLDs, required extensive customer investment in test program development and test equipment. EPLDs eliminate this need to develop specific tests for the unique design programmed into each device. Because it is erasable, each cell can be programmed and tested prior to shipment from the factory. Through this generic testability the I/C manufacturer can guarantee 100% programming yield to their user.

SUMMARY

Altera, with its EPLD products and development system support tools, has addressed the limitations of gate arrays and fuse programmable logic. The benefits to the system designer are:

- no lead times
- low design costs
- multiple sourcing from distributors and manufacturers
- ease of design changes
- low power dissipation from CMOS technology
- high density products that maximize function, integration, and quality
- maximum flexibility in each chip that comes from programmable architecture, and the ability to erase and reprogram
- a self-contained low-cost sophisticated development system.

EPLDs are now a cost-effective solution to the problem of large scale random logic integration. EPLDs are the simplest form of high-density application-specific logic to implement. As such, they will be a key ingredient to boosting electronic engineering productivity over the next decade.



General Purpose EPLDs EP-Series

EPLD	PACKAGE	PINS	MACROCELLS (REGISTERS)	BURIED REGISTERS	INPUTS	I/O	Fmax MHz	Icc mA	STANDBY Icc mA
EP1810J	JLCC	68	48	16	16	48	33.3	45.0	0.15
EP1810L	PLCC	68	48	16	16	48	33.3	45.0	0.15
EP1810G	PGA	68	48	16	16	48	33.3	45.0	0.15
EP1800J	JLCC	68	48	16	16	48	20.8	30.0	0.15
EP1800L	PLCC	68	48	16	16	48	20.8	30.0	0.15
EP1800G	PGA	68	48	16	16	48	20.8	30.0	0.15
EP910D	CerDIP	40	24	—	12	24	41.7	20.0	0.1
EP910P	OTP DIP	40	24	—	12	24	41.7	20.0	0.1
EP910J	JLCC	44	24	—	12	24	41.7	20.0	0.1
EP910L	PLCC	44	24	—	12	24	41.7	20.0	0.1
EP900D	CerDIP	40	24	—	12	24	26.3	15.0	0.15
EP900P	OTP DIP	40	24	—	12	24	26.3	15.0	0.15
EP900J	JLCC	44	24	—	12	24	26.3	15.0	0.15
EP900L	PLCC	44	24	—	12	24	26.3	15.0	0.15
EP610D	CerDIP	24	16	—	4	16	47.6	10.0	0.1
EP610P	OTP DIP	24	16	—	4	16	47.6	10.0	0.1
EP610J	JLCC	28	16	—	4	16	47.6	10.0	0.1
EP610L	PLCC	28	16	—	4	16	47.6	10.0	0.1
EP600D	CerDIP	24	16	—	4	16	26.3	10.0	0.15
EP600P	OTP DIP	24	16	—	4	16	26.3	10.0	0.15
EP600J	JLCC	28	16	—	4	16	26.3	10.0	0.15
EP600L	PLCC	28	16	—	4	16	26.3	10.0	0.15
EP512D	CerDIP	24	12	—	10	12	50.0	50.0	0.15
EP512P	OTP DIP	24	12	—	10	12	50.0	50.0	0.15
EP512J	JLCC	28	12	—	10	12	50.0	50.0	0.15
EP512L	PLCC	28	12	—	10	12	50.0	50.0	0.15
EP320D	CerDIP	20	8	—	10	8	45.5	5.0	0.15
EP320P	OTP CIP	20	8	—	10	8	45.5	5.0	0.15
EP310D	CerDIP	20	8	—	10	8	35.7	40.0	0.15

EPM-Series

EPLD	PACKAGE	PINS	MACRO CELLS (REGISTERS)	BURIED REGISTERS	INPUTS	I/O	Fmax MHz	Icc mA	STANDBY Icc mA
EPM5016	DIP	20	16	8	8	8	—	—	—
EPM5024	DIP/JLead	24/28	24	12	8	12	—	TBA	—
EPM5032	DIP/JLead	28/28	32	16	8	16	83.3	200.0	100.0
EPM5064	DIP/JLead	40/44	64	36	8	28	—	TBA	—
EPM5127	DIP/JLead	40/44	128	100	8	28	—	TBA	—
EPM5128	JLead/PGA	68/68	128	76	8	52	—	TBA	—

BUSTER Custom Peripheral EPLDs

EPLD	PACKAGE	PINS	MACROCELLS (REGISTERS)	I/O REGISTERS	INPUTS	I/O	Fmax MHz	Icc mA	STANDBY Icc mA
EPB1400D	CerDIP	40	20	32	8	28	40.0	100.0	100.0
EPB1400P	OTP DIP	40	20	32	8	28	40.0	100.0	100.0
EPB1400J	JLCC	40	20	32	8	28	40.0	100.0	100.0
EPB1400L	PLCC	40	20	32	8	28	40.0	100.0	100.0

SAM Stand-Alone Microsequencer EPLDs

EPLD	PACKAGE	PINS	MICROCODE EPROM	BRANCH EPLD	INPUTS	I/O	Fmax MHz	Icc mA	STANDBY Icc mA
EPS448D	CerDIP	28	448x36	768 P-Term	8	16	25.0	120.0	65.0
EPS448P	OTP DIP	28	448x36	768 P-Term	8	16	25.0	120.0	65.0
EPS448J	JLCC	28	448x36	768 P-Term	8	16	25.0	120.0	65.0
EPS448L	PLCC	28	448x36	768 P-Term	8	16	25.0	120.0	65.0

Interface Integration EPLDs

EPB2001	JLCC	84	SINGLE CHIP, MICROCHANNEL ADAPTOR INTERFACE						
EPB2001	PLCC	84							
EPB2002	CerDIP	28	DMA ARBITRATION SUPPORT DEVICE						
EPB2002	JLCC	28							
EPB2002	PLCC	28							

Package Abbreviations:

CerDIP = windowed ceramic dual-in-line.
 OTP DIP = one-time-programmable plastic dual-in-line.
 JLCC = windowed ceramic leaded chip-carrier.
 PLCC = one-time-programmable plastic leaded chip-carrier.
 PGA = windowed ceramic pin-grid array.




DEVICE DATASHEETS**PAGE NO.**

EP1810	10
EP1800	20
EP910	24
EP900	33
EP610	37
EP600	46
EP512	50
EP320	63
EP310	75
EPB1400 (BUSTER)	81
EPS448 (SAM)	105
EPB2001	118
EPB2002	118
Multiple Array Matrix (MAX) Family Overview	136
EPM5128	150
EPM5127	150
EPM5032	151
Design Recommendations	162

ALTERA**HIGH PERFORMANCE
48 MACROCELL EPLD****EP1810****FEATURES**

- Erasable, User-Configurable LSI circuit capable of implementing 2100 equivalent gates of conventional and custom logic.
- Speed equivalent to 74LS TTL with 33 MHz clock rates.
- "Zero Power" (typically 35 μ A standby).
- Active power of 250 mW at 5 MHz.
- Forty-eight Macrocells with configurable I/O architecture allowing 64 inputs or 48 outputs.
- Programmable clock option allows independent clocking of all registers.
- Accepts popular TTL SSI and MSI based MacroFunction design inputs.
- TTL/CMOS I/O compatibility.
- 100% generically testable—provides 100% programming yield.
- Full military capability.
- CAD support from Altera's A+PLUS Development System featuring schematic capture design entry with extensive Primitive and MacroFunction libraries.
- Packaged in a 68 pin ceramic (window) and plastic (one-time programmable) JLCC, PLCC, and PGA configurations.

CONNECTION DIAGRAM**GENERAL DESCRIPTION**

The EP1810 series of CMOS EPLDs from Altera offer LSI density, TTL equivalent speed performance and low power consumption. Each device is capable of implementing over 2100 equivalent gates of SSI, MSI and custom logic circuits. The EP1810 series is packaged a 68 pin J-Leaded Chip Carrier and Pin Grid Array, available in ceramic (erasable) and plastic (one-time-programmable) versions.

The EP1810 series is designed as an LSI replacement for traditional Low Power Schottky TTL logic circuits. Its speed and density also make it suitable for high performance complex functions such as dedicated peripheral controllers and intelligent support chips. IC count and power requirements can be reduced by several orders of magnitude allowing similar reduction in total size and cost of the system, with significantly enhanced reliability.


The EP1810 architecture has been configured to facilitate design with conventional TTL SSI and MSI building blocks as well as simple, optimized gate and flip-flop elements. Schematic descriptions of these functions are stored in a library. The desired TTL logic functions are selected and interconnected "on-screen" with a low cost, personal computer based, workstation. The Design Processor within Altera's A+PLUS Development System then automatically places the functions in appropriate locations within the EPLD's internal structure. Also included in the Development System is EPLD programming hardware and software. A+PLUS is available for the IBM Personal Computer (and compatibles).

The EP1810 uses a 1.2 micron CMOS EPROM technology employing EPROM transistors to configure logic connections. User defined logic functions are constructed by selectively programming EPROM cells within the device. The EPROM technology also allows 100% generic testing (all devices are 100% tested at the factory). The devices can be erased with ultraviolet light. Design changes are no longer costly or time consuming, nor is there the need for post-programming testing.

PRELIMINARY DATA

NOTICE: THIS IS NOT A FINAL SPECIFICATION. SOME PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

Figure 1. EP1810 Block Diagram



FUNCTIONAL DESCRIPTION

The EP1810 series of Erasable Programmable Logic Devices (EPLDs) use CMOS EPROM cells to configure logic functions within the device. The EP1810 architecture is 100% user configurable, allowing the device to accommodate a variety of independent logic functions.

The Block Diagram is shown in Fig. 1. Externally, the EP1810 provides 16 dedicated data inputs, 4 of which may be used as system clock inputs. There are 48 I/O pins which may be individually configured for input, output, or bi-directional data flow.

MACROCELLS

Internally, the EP1810 architecture consists of a series of Macrocells. All logic is implemented within these cells. Each Macrocell, shown in Fig. 2A, contains three basic elements: a Logic Array, a selectable register element, and a tri-state I/O buffer. All combinatorial logic such as Exclusive-OR, NAND, NOR, AND, OR and Invert gates are implemented within the Logic Array. For register applications each Macrocell provides one of 4 possible flip-flop options; D, T, JK, SR. Each EP1810 Macrocell is equivalent to over 40 2-input NAND gates.

The EP1810 is partitioned into four identical quadrants. Each quadrant contains 12 Macrocells. Input signals into the Macrocells come from the EP1810 internal bus structures. Macrocell outputs may drive the EP1810 external pins as well as the internal buses. Fig. 2B illustrates a simple logic function that can be implemented within a single Macrocell. Note that all combinatorial logic is implemented within the Logic Array, a JK flip-flop is selected, and the tri-state buffer is permanently enabled.

The EP1810 macrocell architecture is shown in Figures 4 and 5. Thirty two macrocells are "Local Macrocells." These Macrocells offer a multiplexed feedback path (pin or internal) which drives the Local Bus of the respective quadrant.

Another 16 Macrocells provide dual functions. These "Global Macrocells", see Figure 5, allow the Macrocell to implement buried logic functions and, at the same time, serve as dedicated input pins. Thus, the EP1810 may have an additional 16 input pins giving a total of 32 inputs. The global Macrocells have the same timing characteristics as the Local Macrocells.

Figure 2A. Macrocell Components

Each 1810 Macrocell consists of 3 basic components:

(1) A logic array for gated logic. (2) a flip-flop for data storage (selectable options include D, T, JK, SR). The flip-flop may be bypassed for purely combinatorial functions. (3) A tri-state I/O buffer to define input, output or bi-directional data flow.





Figure 2B. Sample Circuit

Typical logic functional implemented into a single Macrocell. Each EP1810 Macrocell can accommodate the equivalent of 40 gates.



CLOCK OPTIONS

Each of the EP1810 internal flip-flops may be clocked independently or in user defined groups. Any input or internal logic function may be used as a clock. These clock signals are activated by driving the flip-flop clock input with a clock buffer (CLKB) primitive. In this mode, the flip-flops can be configured for positive or negative edge triggered operation.

Four dedicated system clocks (CLK1-CLK4) also provide clock signals to the flip-flops. System clocks are connected directly from the EP1810 external pins. With this direct connection, system clocks give enhanced clock to output delay times than internally generated clock signals. There is one system clock per EP1810 quadrant. When using system clocks, the flip-flops are positive edge triggered (data transitions occur on the rising edge of the clock).

MACROFUNCTIONS

MacroFunctions, shown in Fig. 3, allow the circuit designer to use popular TTL SSI and MSI building blocks. Many MacroFunctions are standard TTL circuits such as counters, comparators, multiplexers, decoders, shift registers, etc. and are identified by their familiar TTL part numbers. MacroFunctions are constructed by combining one or more Macrocells.

These high-level function blocks may be combined with low-level gate and flipflop elements to produce a complete logic design.

An automatic function built into the A+PLUS CAD software ensures that the use of MacroFunctions causes no loss of design efficiency. A+PLUS analyzes the complete logic schematic and automatically removes unused gates and flip-flops from any MacroFunction employed. This "MacroMunching" process allows the logic designer to employ MacroFunctions without the headaches of optimizing their use.


All inputs to MacroFunctions are designed with "intelligent" default input signal levels (VCC or GND). Normally active high and low signals or unused inputs can simply be left unconnected . . . further improving productivity and reducing the burden placed on the designer.

DESIGN LIBRARIES

Altera provides both a Primitive and MacroFunction library. These libraries are used with Altera's LogiCaps schematic capture design entry to specify the logic. Elements from both libraries may be used in the same design, allowing full utilization of the EP1810 resources. The Primitive library is included with LogiCaps software package. The MacroFunction library, PLSLIB-TTL, is available as an option.

Figure 3. MacroFunction Symbol

MacroFunctions are TTL compatible SSI and MSI circuits giving the circuit designer a high-level approach to EPLD design. MacroFunctions include input default values to unconnected inputs and "MacroMunching" to unused outputs. Altera's MacroFunction library consists of over 100 components.



74162 FUNCTION TABLE

INPUTS										OUTPUTS				
CK	LDN	CLRN	ENP	ENT	D	C	B	A	Q _D	Q _C	Q _B	Q _A	RCO	
↕	X	L	X	X					L	L	L	L	L	
↕	L	H	X	X	d	c	b	a	d	c	b	a	L	
↕	H	H	X	L					HOLD COUNT			L		
↕	H	H	L	X					HOLD COUNT			L		
↕	H	H	H	H					COUNT UP			L		
↕	H	H	H	H					H	L	L	H	H	

H = high level (steady state)
 L = low level (steady state)
 X = don't care (any input including transitions)
 ↕ = transition from low to high level
 a,b,c,d = level of steady state input at inputs A,B,C,D

PRIMITIVE LIBRARY

The Primitive library consists of 80 low-level logic gates, flip-flop, and I/O symbols. See PLE40 data sheet. Basic gates provided are AND, OR, NAND, NOR, Exclusive OR and NOR, and NOT functions. De-Morgan's inversion (bubble input) of each gate is also included. These logic gates have a maximum of 12 inputs. Larger gates may be constructed by chaining primitives together. Flip-flops in the form of D, T, JK, and SR types are supplied. Each flip-flop has asynchronous clear capability. To connect signals to external pins, input and tri-state I/O buffers are available. For the designer's convenience, "compound primitives" which combine register and I/O buffers are also supplied.

MACROFUNCTION LIBRARY

Altera's MacroFunction library encompasses over 100 high-level building blocks that can greatly in-

crease design productivity. See PLSLIB-TTL data sheet. The library contains the most commonly used TTL SSI and MSI functions. In addition, a number of more specialized MacroFunctions have been added. These blocks perform logic functions in an optimum manner for EPLD implementation. They include counters implemented with toggle flip-flops, inhibit gates, combinational shift-registers/counters and a variety of useful logic structures not found in standard TTL devices.

STARTING A DESIGN

To get started on an EP1810 design the following sequence of preliminary steps is suggested. The equations given will help estimate how to build your system with EP1810's.

Figure 4. Local Macrocell





Figure 5. Global Macrocell



PARTITIONING

First, partition the complete system into functional blocks. Major functional blocks may be expressed in standard MSI TTL form for integration within the EP1810. Should the design require a multiple EPLD solution, the I/O connections which interface between the EPLDs should be minimized. The complete schematic should be structured as a set of sub-systems such as counters, shift-registers, comparators, etc., to allow easy design entry.

TIMING SPECIFICATIONS

Knowledge of the base clock frequency and critical timing paths are necessary to make the correct choice of EPLDs. The EP1810 series can support circuits operating up to 33 MHz. Critical timing paths are determined based upon input buffer, logic array, and output buffer delays. (Refer to AC characteristics). Smaller EPLDs, such as the EP910 or EP610, can be used for circuitry that demand higher speed requirements on critical paths.

ESTIMATING A FIT

To estimate the amount of logic which will fit into an EP1810, the number of input and output pins, and the number of Macrocells must be specified.

To estimate the number of Macrocells, determine; (a) the number of buried flip-flops (flip-flops which do not drive output pins), and (b) the number of Macrocells used by MacroFunctions. Since basic gates are implemented within the Logic Array, in most instances they do not require an entire Macrocell, thus they may be safely ignored in the estimation.

Each member of the MacroFunction library has a maximum number of Macrocells used to build the function. This number is shown in the lower right hand corner of the symbol. Refer to Figures 3 and 12 to determine how many Macrocells each MacroFunction requires. Note that some MacroFunctions have no Macrocell specification. These functions use only a portion of the logic array, thus other logic could be added before the entire Macrocell is used.

Estimation Formula:

- Determine the number of output pins = OP
- Determine the number of input pins = IP
(if less than 16 enter zero)
- Determine the number of Macrocells = BFF + MR
where BFF = Buried Flip-Flops
and MR = MacroFunction Requirements

If $OP + IP + BFF + MR < 48$ the design will most likely fit into an EP1810. Complete the design using Altera's LogiCaps and A+PLUS CAD tools.

DESIGN SECURITY

The EP1810 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

Figure 6. I_{CC} vs F_{MAX}





Figure 7. Output Drive Currents



ABSOLUTE MAXIMUM RATINGS**COMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES**

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply voltage	With respect to GND note (3)	-2.0	70	V
V_{PP}	Programming supply voltage		-2.0	13.5	V
V_I	DC INPUT voltage		-2.0	70	V
I_{MAX}	DC V_{CC} or GND current		-300	+300	mA
I_{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P_D	Power dissipation			1500	mW
T_{STG}	Storage temperature	No bias	-65	+150	°C
T_{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V_I	INPUT voltage		0	V_{CC}	V
V_O	OUTPUT voltage		0	V_{CC}	V
T_A	Operating temperature	For Commercial	0	70	°C
T_A	Operating temperature	For Industrial	-40	85	°C
T_C	Case temperature	For Military	-55	125	°C
T_R	INPUT rise time	note (9)		100	ns
T_F	INPUT fall time	note (9)		100	ns

DC OPERATING CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ\text{C}$ to 85°C for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ\text{C}$ to 125°C for Military)*

Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	HIGH level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	LOW level input voltage		-0.3		0.8	V
V_{OH}	HIGH level TTL output voltage	$I_{OH} = -4\text{mA DC}$	2.4			V
V_{OH}	HIGH level CMOS output voltage	$I_{OH} = -2\text{mA DC}$	3.84			V
V_{OL}	LOW level output voltage	$I_{OL} = 4\text{mA DC}$			0.45	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	-10		+10	μA
I_{OZ}	3-state output off-state current	$V_O = V_{CC}$ or GND	-10		+10	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC}$ or GND No load		35	150	μA
I_{CC2}	V_{CC} supply current (non-turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0\text{ MHz}$ note (7)		45		mA
I_{CC3}	V_{CC} supply current (turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0\text{ MHz}$ note (7)		120		mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$ $f = 1.0\text{ MHz}$		20	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$ $f = 1.0\text{ MHz}$		20	pF
C_{CLK}	Clock Pin Capacitance	$V_{IN} = 0\text{V}$ $f = 1.0\text{ MHz}$		25	pF

AC CHARACTERISTICS

EP1810-45, EP1810-55

EP1810

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP1810-45			EP1810-55			NON-TURBO ADDER	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	note (5)	
t_{PD1}	Input to non-registered output	$C_1 = 35pF$			45			55	30	ns
t_{PD2}	I/O input to non-registered output				50			60	30	ns
t_{IN}	Input pad and buffer delay			8		10		0	ns	
t_{IO}	I/O input pad and buffer delay			5		5		0	ns	
t_{LAD}	Logic Array delay			25		30		30	ns	
t_{OD}	Output buffer and pad delay	$C_1 = 35pF$		12			15		0	ns
t_{ZX}	Output buffer enable			12			15		0	ns
t_{XZ}	Output buffer disable	$C_1 = 5pF$ note (2)		12			15		0	ns
f_{max}	Maximum clock frequency	note (10)		33.3			28.6		0	MHz
t_{SU}	Register set-up time			13			16		0	ns
t_{HS}	Register hold time (system clock)			0			0		0	ns
t_H	Register hold time			18			23		0	ns
t_{CH}	Clock high time			17			20		0	ns
t_{CL}	Clock low time			17			20		0	ns
t_{IC}	Clock delay			25			30		30	ns
t_{CS}	System clock delay			5			7		0	ns
t_{FD}	Feedback delay			2			4		-30	ns
t_{CLR}	Register clear delay			30			35		30	ns
t_{CNT}	Minimum clock period (register output feedback to register input-internal data)			40			50		0	ns
f_{CNT}	Internal maximum frequency (1/ t_{CNT})	note (7)		25			20		0	MHz

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20ns.
4. Capacitance measured at $25^\circ C$. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 19, (high voltage pin during programming), has capacitance of 160 pF max.
5. See TURBO-BIT™, page 19.
6. Figures in () pertain to military and industrial temperature version.
7. Measured with device programmed as four 12-Bit counters.
8. EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100 ns after last transition).
9. Clock t_r , $t_f = 100ns$ (50ns).
10. The f_{MAX} values shown represent the highest frequency for pipelined data.

Note:


These are typical values derived from design simulations. Call Altera Applications for the most recent values. (408) 984-2805 x102.

GRADE	AVAILABILITY
Commercial (0°C to 70°C)	EP1810-45 EP1810-55
Industrial (-40°C to 85°C)	Consult Factory
Military (-55°C to 125°C)	Consult Factory

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product applications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.


2

Figure 9. Macrocell Delay Paths



NOTE: If register is by-passed, the delay between logic array and output buffer is zero.

Figure 10. Switching Waveforms




FUNCTIONAL TESTING

The EP1810 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of the EP1810 allows test programs to be used and then erased during early stages of the production flow. This facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices. The devices also contain on board test circuitry to allow verification of a function and AC specification once encapsulated in non-window packages.

Figure 8. AC Test Conditions




Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

TURBO-BIT

Some EPLDs contain a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is programmed (Turbo = ON), the low standby power mode (lcc1) is disabled. This renders the circuit less sensitive to Vcc noise transients which can be created by the power-up/power-down cycle when operating in the low power mode. The typical Icc vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed.

If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifications section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.


PGA CONNECTION DIAGRAM



FEATURES

- High density, User-Configurable LSI logic replacement for conventional and custom logic
- Functional and pin compatible with the Altera EP1810
- 20 MHz clock rates
- "Zero Power" (typically 35 μ A standby)
- 48 Macrocells with configurable I/O architecture allowing 64 inputs or 48 outputs
- Programmable registers providing D, T, SR or JK flipflops with individual Asynchronous Clear control.
- Programmable clock option allows independent clocking of all registers
- TTL/CMOS I/O compatibility
- 100% generically testable—provides 100% programming yield
- Programmable "Security Bit" allows total protection of proprietary designs
- CAD support from Altera's A+PLUS Development System featuring schematic capture design entry with extensive Primitive and TTL libraries
- Package in a 68 pin (window) and plastic (one time programmable) JLCC, PLCC and PGA configurations

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EP1800 is a pin-compatible version of the popular EP1810 Erasable Programmable Logic Device (EPLD). Available in 68-pin PGA and 68-pin J-leaded chip carrier packages, the EP1800 contains 48 Macrocells with user-configurable I/O architecture, allowing up to 64 inputs and 48 outputs.

Each of the 48 Macrocells contains a programmable AND and fixed OR PLA structure, see EP1810 datasheet, with a maximum of eight product terms for logic implementation. In addition, single product terms control Output Enable/Asynchronous Clock and Asynchronous Clear functions.

The Altera proprietary programmable I/O architecture allows the EP1800 user to program output and feedback paths for both combinatorial or registered operation, active high or active low.

For increased flexibility, the EP1800 also includes programmable registers. Each of the 48 internal registers may be programmed to be D, T, SR or JK flipflop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

For proper operation, standard high performance design practices should be followed. It is recommended that opaque labels be placed over device window. Input and output pins must be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{CC} or GND). Each set of V_{CC} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least .2 μ F must be connected between each V_{CC} pin and GND. For the most effective decoupling, connect one capacitor between each set of V_{CC} and GND pins, directly at the device.

Programming the EP1800 is accomplished by using the Altera A+PLUS PC-based development software which supports schematic capture, netlist, state machine and Boolean equation design entry methods. Once the design is entered, A+PLUS automatically performs translation into logical equations, Boolean minimization, and design fitting directly to an EP1800. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

For full EP1800 functional description please consult the EP1810 datasheet.

Figure 1. Global Macrocell Logic Array




Figure 2. I_{CC} vs. F_{MAX}





Figure 3. Output Drive Current



ABSOLUTE MAXIMUM RATINGS

COMMERCIAL, INDUSTRIAL, MILITARY

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-300	+300	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			1500	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Case temperature	For Military	-55	125	°C
T _R	INPUT rise time	note (9)		500	ns
T _F	INPUT fall time	note (9)		500	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial)(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military)*

Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OL}	LOW level output voltage	I _{OL} = 4mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load		35	150	μA
I _{CC2}	V _{CC} supply current (non-turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		15	30 (40)	mA
I _{CC3}	V _{CC} supply current (turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		90	140 (180)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		15	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		15	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		25	pF

AC CHARACTERISTICS

EP1800, EP1800-2, EP1800-3

EP1800

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP1800-2		EP1800-3		EP1800		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t_{PD1}	Input to non-registered output	$C_1 = 50pF$		65		75		85	30	ns
t_{PD2}	I/O input to non-registered output			70		80		90	30	ns
t_{IN}	Input pad and buffer delay			10		12		14	0	ns
t_{IO}	I/O input pad and buffer delay			5		5		5	0	ns
t_{LAD}	Logic Array delay			40		44		48	30	ns
t_{OD}	Output buffer and pad delay	$C_1 = 50pF$		15		19		23	0	ns
t_{ZX}	Output buffer enable			15		19		23	0	ns
t_{XZ}	Output buffer disable	$C_1 = 5pF$ note (2)		15		19		23	0	ns
f_{max}	Maximum clock frequency	note (10)	20.8		18.5		16.1		0	MHz
t_{SU}	Register set-up time		12		14		18		0	ns
t_{HS}	Register hold time (system clock)		0		0		0		0	ns
t_H	Register hold time		30		30		30		0	ns
t_{CH}	Clock high time		24		27		30		0	ns
t_{CL}	Clock low time		24		27		30		0	ns
t_{IC}	Clock delay			40		44		48	30	ns
t_{ICS}	System clock delay			4		4		4	0	ns
t_{FD}	Feedback delay			10		14		16	-30	ns
t_{CLR}	Register clear delay			40		44		48	30	ns
t_{CNT}	Minimum clock period (register output feedback to register input-internal data)			62		72		82	0	ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (7)	16.2		13.8		12.2		0	MHz

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
4. Capacitance measured at $25^\circ C$. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 19, (high voltage pin during programming), has capacitance of 160 pF max.
5. See TURBO-BIT™, page 19.
6. Figures in () pertain to military and industrial temperature version.
7. Measured with device programmed as four 12-Bit counters.
8. EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100 ns after last transition).
9. Clock t_r , $t_f = 250ns$ (100ns).
10. The f_{MAX} values shown represent the highest frequency for pipelined data.

GRADE	AVAILABILITY	
Commercial ($0^\circ C$ to $70^\circ C$)	EP1800-2	EP1800-3 EP1800
Industrial ($-40^\circ C$ to $85^\circ C$)		EP1800-3 EP1800
Military ($-55^\circ C$ to $125^\circ C$)		EP1800


*The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product applications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

2

FEATURES

- High density (over 900 gates) replacement for TTL and 74HC.
- Advanced CMOS EPROM technology allows erasability and reprogrammability.
- High speed, $t_{pd} = 30ns$.
- "Zero Power" (typically $20\mu A$ standby).
- Asynchronous clocking of all registers or banked register operation from 2 synchronous clocks.
- 24 Macrocells with configurable I/O architecture allowing 36 inputs and 24 outputs.
- Programmable registers providing D, T, SR or JK flipflops with individual Asynchronous Clear control.
- 100% generically testable—provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Advanced software support featuring Schematic Capture, Interactive Netlist, Boolean Equation and State Machine design entry methods.
- Package options include both a 40 pin, 600 mil DIP and a 44 pin J-led chip carrier.

CONNECTION DIAGRAM



(a) 40 Pin DIP

(b) 44 Pin JLCC

GENERAL DESCRIPTION

The Altera EP910 Erasable Programmable Logic Device may be used to implement over 900 equivalent gates of SSI and MSI logic, accommodating up to 36 inputs and 24 outputs all within a 40 pin DIP or 44 pin J-led chip carrier.

Each of the 24 Macrocells contains a programmable AND, fixed OR PLA structure which yields 8 product terms for logic implementation, and single product terms for Output Enable and Asynchronous Clear control functions.

The Altera proprietary programmable I/O architecture allows the EP910 user to program output and feedback paths for both combinatorial or registered operation, active high or active low.

For increased flexibility, the EP910 also includes programmable registers. Each of the 24 internal registers may be programmed to be a D, T, SR or JK flipflop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

In addition to density and flexibility, the performance characteristics allow the EP910 to be used in the widest possible range of applications. The CMOS EPROM technology reduces active power consumption to less than 20% of equivalent bipolar devices without a sacrifice in speed performance. This technology also facilitates 100% generic testability as well as UV erasability. As a result, designs and design modifications may be quickly implemented upon a given EP910 without the need for post programming testing.

Programming the EP910 is accomplished by using the Altera A+PLUS development software which supports schematic capture, netlist, state machine and Boolean equation design entry methods. Once the design is entered, A+PLUS automatically performs translation into logical equations, Boolean minimization, and design fitting directly to an EP910. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

FUNCTIONAL DESCRIPTION

The EP910 is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM technology is utilized in order to configure connections in a programmable AND logic array. EPROM connections are also used to construct a revolutionary programmable I/O architecture which provides advanced functional capability for user programmable logic.

Externally, the EP910 provides 12 dedicated data inputs, 2 synchronous clock inputs and 24 I/O pins which may be configured for input, output or bi-directional operation.

Figure 1 shows the basic EP910 Macrocell while Figure 2 shows the complete EP910 block diagram. The internal architecture is organized with the familiar sum of products (AND-OR) structure. Inputs to the programmable AND array (running vertically in Figure 1) come from the true and complement forms of: 1) the 12 dedicated data inputs and; 2) the 24 feedback signals originating from each of the 24 I/O architecture control blocks. The 72 input AND array encompasses 240 product terms, distributed equally among the EP910's 24 Macrocells. Each product term (running horizontally in Figure 1) represents a 72 input AND gate.

At the intersection point between an AND array input and a product term is an EPROM control cell. In the erased state, all cell connections are made. This means both the true and complement of all array inputs are connected to each product term. During the programming process, selected connections are opened. Therefore, any product term may be connected to the true or complement of any array input signal. When both the true and complement of an array input signal are left connected, a logical false results on the output of the AND gate. If both the true and complement of any array input signal are programmed open, then a logical "don't care" results for that input. If all 72 inputs for a given product term are programmed open, then a logical true results on the output of the corresponding AND gate. Two dedicated

clock inputs (these two clock signals are not available in the AND array) provide the clock signals used for synchronous clocking of the EP910 internal registers. Each of these two clock signals is positive edge triggered and has control over a bank of 12 registers. "CLK1" controls Macrocells 13-24, while "CLK2" controls Macrocells 1-12. The EP910 advanced I/O architecture allows any number of the 24 internal registers to be user-defined for synchronous or asynchronous clock modes.

I/O ARCHITECTURE

The EP910 Input/Output Architecture provides each Macrocell with over 50 programmable I/O configurations. Each I/O can be configured for combinatorial or registered output, with programmable output polarity. Four different register types (D, T, JK, SR) may be implemented into every I/O without additional logic requirements. I/O feedback selection can also be programmed for registered or input (from the pin) feedback. Another characteristic of the EP910 I/O architecture is the ability to individually clock each internal register from asynchronous clock signals.

OE/CLK Selection

Figure 3 shows the two modes of operation which are provided by the OE/CLK Select Multiplexer. The operation of this multiplexer is controlled by a single EPROM control bit and may be individually configured at each of the 24 I/O pins. In Mode 0, the three-state output buffer is controlled by the OE/CLK product term. (Recall that a single product term is equivalent to a 72 input AND gate.) If the output of the AND gate is a logical true, then the output buffer is enabled. If a logical false resides on the output of the AND gate, then the output buffer is seen as a high impedance node. In this mode the Macrocell flipflop is clocked by its respective synchronous clock input signal (CLK1 or CLK2). After erasure, the OE/CLK Select Mux is configured as Mode 0.

Figure 1. Logic Array Macrocell





Figure 2. EP910 Block Diagram

Pin #'s in () pertain to 44 pin JLCC package.



In Mode 1, the Output Enable buffer is tied to VCC (output is always enabled). The Macrocell flipflop may now be triggered from an asynchronous clock signal generated by the OE/CLK product term. This mode allows for individual clocking of flipflops from any of the 72 available AND array input signals. With both true and complement signals in the AND array, the flipflop may be configured to trigger on a rising or falling edge. In addition, this product term controlled clock configuration allows for the implementation of gated clock structures.

Figure 4 shows the basic output configurations available in the EP910. Along with combinatorial output, four register types are available. Each Macrocell may be individually configured. All registers have an individual Asynchronous Clear function which is controlled by a dedicated product term. When this product term yields a logical "1," the Macrocell register will immediately be loaded with a logical "0" independently of the clock. Upon power up of the EP910, the Clear function is performed automatically.

In the Combinatorial configuration, eight product terms are ORed together to acquire the output signal. The Invert Select EPROM bit controls output polarity and the Output Enable buffer is product term controlled. The Feedback Select Multiplexer allows the user to

choose I/O (pin) feedback or no feedback to the AND array.


When the D or T register is selected, eight product terms are ORed together and made available to the register input. The Invert Select EPROM bit controls output polarity. The OE/CLK Select Multiplexer is used to configure the mode of operation (Mode 0 or Mode 1 . . . see Figure 3). The Feedback Select Multiplexer allows the user to choose registered, I/O (pin) or no feedback to the AND array.

If the JK or SR register is selected, eight product terms are shared between two OR gates whose outputs feed the two primary register inputs. The allocation of product terms for each register input is optimized by the A+PLUS development software. The Invert Select EPROM bits control output polarity while the OE/CLK Select Multiplexer allows the mode of operation to be Mode 0 or Mode 1. The Feedback Select Multiplexer allows the user to choose registered or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output with I/O (pin) feedback.

In the erased state, the I/O architecture is configured for combinatorial active low output with I/O (pin) feedback.


Figure 3. OE/CLK Select MUX



The register is clocked by the synchronous clock signal which is common to 11 other Macrocells. The output is enabled by the logic from the product term.

The output is permanently enabled and the register is clocked via the product term. This allows for gated clocks that may be generated from elsewhere in the EP910.


Figure 4. I/O Configurations



COMBINATORIAL

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
Combinatorial/High	Pin, None
Combinatorial/Low	Pin, None
None	Pin




D-TYPE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
D-Register/High	D-Register, Pin, None
D-Register/Low	D-Register, Pin, None
None	D-Registered
None	Pin

FUNCTION TABLE

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1




TOGGLE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
T-Register / High	T-Register, Pin, None
T-Register / Low	T-Register, Pin, None
None	T-Registered
None	Pin

FUNCTION TABLE

T	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0




JK FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
JK Register/High	JK Register, None
JK Register/Low	JK Register, None
None	JK Register

FUNCTION TABLE

J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



SR FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
SR Register/High	SR Register, None
SR Register/Low	SR Register, None
None	SR Register

FUNCTION TABLE


S	R	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1

FUNCTIONAL TESTING

The EP910 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP910 allows test programming patterns to be used and then erased. This facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices.

Figure 5. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

DESIGN SECURITY

The EP910 contains a programmable design security feature that controls access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

TURBO-BIT

Some EPLDs contain a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is pro-

grammed (Turbo = ON), the low standby power mode (Icc1) is disabled. This renders the circuit less sensitive to Vcc noise transients which can be created by the power-up/power-down cycle when operating occurs in the low power mode. The typical Icc vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed.

If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifications section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.

Figure 6. I_{CC} vs F_{MAX}





Figure 7. Output Drive Currents



ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-250	250	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			1200	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Case temperature	For Military	-55	125	°C
t _R	INPUT rise time	note (9)		100 (50)	ns
t _F	INPUT fall time	note (9)		100 (50)	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial)(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military)*

Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OL}	LOW level output voltage	I _{OL} = 4mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load note (8)		20	100 (150)	μA
I _{CC2}	V _{CC} supply current (non-turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		6	20	mA
I _{CC3}	V _{CC} supply current (turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		45	80 (100)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		20	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF

AC CHARACTERISTICS

EP910-30, EP910-35,
EP910-40, EP910-45

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C for Commercial, C)
($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ\text{C}$ to 85°C for Industrial, I)
($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ\text{C}$ to 125°C for Military, M)*
Note (5)

SYMBOL	PARAMETER	CONDITIONS	EP910-30		EP910-35		EP910-40		EP910-45		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
tpd1	Input to non-registered output	$C_1 = 35\text{pF}$		30		35		40		45	30	ns
tpd2	I/O input to non-registered output			33		38		43		48	30	ns
tpzx	Input to output enable			30		35		40		45	30	ns
tpxz	Input to output disable	$C_1 = 5\text{pF}$ note (2)		30		35		40		45	30	ns
tCLR	Asynchronous output clear time	$C_1 = 35\text{pF}$		33		38		43		48	30	ns
tio	I/O input buffer delay			3		3		3		3	0	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP910-30		EP910-35		EP910-40		EP910-45		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
fMAX	Maximum frequency	note (10)	41.7		37.0		32.3		28.6		0	MHz
tsu	Input setup time		24		27		31		35		30	ns
th	Input hold time		0		0		0		0		0	ns
tCH	Clock high time		12		13		15		17		0	ns
tCL	Clock low time		12		13		15		17		0	ns
tcO1	Clock to output delay			18		21		24		26	0	ns
tCNT	Minimum clock period (register output feedback to register input - internal path)			30		35		40		45	0	ns
fCNT	Internal maximum frequency ($1/t_{CNT}$)	note (7)	33.3		28.6		25.0		22.2		0	MHz

ASYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP910-30		EP910-35		EP910-40		EP910-45		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
fMAX	Maximum frequency	note (10)	33.3		31.3		29.4		27.8		0	MHz
tASU	Input setup time		10		10		10		12		30	ns
tAH	Input hold time		15		15		15		17		0	ns
tACH	Clock high time		15		16		17		18		0	ns
tACL	Clock low time		15		16		17		18		0	ns
tAC01	Clock to output delay			33		38		43		48	30	ns
tACNT	Minimum clock period (register output feedback to register input - internal path)			30		35		40		45	0	ns
fACNT	Internal maximum frequency ($1/t_{ACNT}$)	note (7)	33.3		28.6		25.0		22.2		0	MHz

Notes:


- Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5V$
- Sample tested only for an output change of 500mV.
- Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
- Capacitance measured at 25°C . Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 21 (high voltage pin during programming), has capacitance of 60pF max.
- See TURBO-BIT™, page 29.
- Figures in () pertain to military and industrial temperature version.
- Measured with device programmed as a 24 bit counter.
- EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100ns after last transition).
- Clock t_r , $t_f = 100$ (50) ns.
- The fMAX values shown represent the highest frequency for pipelined data.

GRADE		SPEED AVAILABILITY	
Commercial (0°C to 70°C)	C	EP910-30	EP910-35 EP910-40
Industrial (-40°C to 85°C)	I		EP910-45
Military (-55°C to 125°C)	M		EP910-45


* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

Figure 8. Switching Waveforms


COMBINATORIAL MODE



SYNCHRONOUS CLOCK MODE




ASYNCHRONOUS CLOCK MODE



FEATURES

- High density logic replacement for TTL and 74HC.
- Functional and pin compatible with the Altera EP910.
- High speed, $t_{pd} = 45$ ns.
- Asynchronous clocking of all registers or banked register operation from 2 synchronous clocks.
- 24 Macrocells with configurable I/O architecture allowing 36 inputs and 24 outputs.
- "Zero Power" (typically $20\mu A$ standby).
- Programmable registers providing D,T,SR or JK flipflops with individual Asynchronous Clear control.
- 100% generically testable—provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Package options include both a 40 pin, 600 mil DIP and a 44 pin J-leaded chip carrier
- Full software support featuring Schematic Capture, Netlist, Boolean Equation and State Machine design entry methods.

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EP900 is a pin-compatible version of the popular EP910 Erasable Programmable Logic Device (EPLD). Available in 40-pin DIP and 44-pin J-leaded chip carrier packages, the EP900 contains 24 Macrocells with user-configurable I/O architecture, allowing up to 36 inputs and 24 outputs.

Each of the 24 Macrocells contains a programmable AND and fixed OR PLA structure, see Figure 1, with a maximum eight product terms for logic implementation. In addition, single product terms control Output Enable/Asynchronous Clock and Asynchronous Clear functions.

The Altera proprietary programmable I/O architecture allows the EP900 user to program output and feedback paths for both combinatorial or registered operation, active high or active low.

For increased flexibility, the EP900 also includes programmable registers. Each of the 24 internal registers may be programmed to be D, T, SR or JK flipflop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

For proper operation, standard high performance design practices should be followed. It is recommended that opaque labels be placed over device window. Input and output pins must be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{CC} or GND). Each set of V_{CC} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least $.2\mu F$ must be connected between each V_{CC} pin and GND. For the most effective decoupling, connect one capacitor between each set of V_{CC} and GND pins, directly at the device.

Programming the EP900 is accomplished by using the Altera A+PLUS PC-based development software which supports schematic capture, netlist, state machine and Boolean equation design entry methods. Once the design is entered, A+PLUS automatically performs translation into logical equations, Boolean minimization, and design fitting directly to an EP900. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

For full EP900 functional description please consult the EP910 datasheet.

2

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-150	+150	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			750	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Case temperature	For Military	-55	125	°C
T _R	INPUT rise time	note (9)		500	ns
T _F	INPUT fall time	note (9)		500	ns

DC OPERATING CHARACTERISTICS

(V_{CC} = 5V ±5%, T_A = 0°C to 70°C for Commercial)
(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)
(V_{CC} = 5V ±10%, T_C = -55°C to 125°C for Military)*
Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OL}	LOW level output voltage	I _{OL} = 4mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load note (8)		35	150	μA
I _{CC2}	V _{CC} supply current (non-turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		5	15 (25)	mA
I _{CC3}	V _{CC} supply current (turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		45	75 (100)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		20	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF

AC CHARACTERISTICS

EP900, EP900-2, EP900-3

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP900-2		EP900-3		EP900		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t_{PD1}	Input to non-registered output	$C_1 = 50pF$		45		50		55	25	ns
t_{PD2}	I/O input to non-registered output			50		55		60	25	ns
t_{PZX}	Input or I/O input to output enable			50		55		60	25	ns
t_{PXZ}	Input or I/O input to output disable	$C_1 = 5pF$ note (2)		50		55		60	25	ns
t_{CLR}	Asynchronous output clear time	$C_1 = 50pF$		50		55		60	25	ns
t_{I0}	I/O input buffer delay			5		5		5	0	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP900-2		EP900-3		EP900		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f_{MAX}	Maximum frequency		26.3		23.8		21.7		0	MHz
t_{SU}	Input or I/O input setup time		38		42		46		25	ns
t_H	Input or I/O input hold time		0		0		0		0	ns
t_{CH}	Clock high time		17.5		20		23		0	ns
t_{CL}	Clock low time		17.5		20		23		0	ns
t_{CO1}	Clock to output delay			23		25		28	0	ns
t_{CNT}	Minimum clock period (register output feedback to register input - internal path)			50		55		60	0	ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (7)	20.0		18.2		16.7		0	MHz

ASYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP900-2		EP900-3		EP900		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f_{MAX}	Maximum frequency		26.3		23.8		21.7		0	MHz
t_{ASU}	Input or I/O input setup time		13		14		15		25	ns
t_{AH}	Input or I/O input hold time		15		15		15		0	ns
t_{ACH}	Clock high time		17.5		20		23		0	ns
t_{ACL}	Clock low time		17.5		20		23		0	ns
t_{ACO1}	Clock to output delay			48		53		59	25	ns
t_{ACNT}	Minimum clock period (register output feedback to register input - internal path)			50		55		60	0	ns
f_{ACNT}	Internal maximum frequency ($1/t_{ACNT}$)	note (7)	20.0		18.2		16.7		0	MHz

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
4. Capacitance measured at $25^\circ C$. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 21, (high voltage pin during programming), has capacitance of 80 pF max.
5. See TURBO-BIT™, page 29.
6. Figures in () pertain to military and industrial temperature version.
7. Measured with device programmed as a 24 bit counter.
8. EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100 ns after last transition).
9. Clock t_r , $t_f = 250ns$ (100ns).
10. The f_{MAX} values shown represent the highest frequency for pipelined data.

GRADE	AVAILABILITY	
Commercial ($0^\circ C$ to $70^\circ C$)	EP900-2	EP900-3 EP900
Industrial ($-40^\circ C$ to $85^\circ C$)	EP900	
Military ($-55^\circ C$ to $125^\circ C$)	EP900	

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

Figure 1. Logic Array Macrocell




Figure 2. I_{CC} vs. F_{MAX}





Figure 3. Output Drive Currents



FEATURES

- High density (over 600 gates) replacement for TTL and 74HC.
- Advanced CMOS EPROM technology, allows erase and reprogram.
- High speed, $t_{pd} = 25$ ns.
- "Zero Power" (typically $10\mu A$ standby).
- Asynchronous clocking of all registers or banked register operation from 2 synchronous clocks.
- Sixteen Macrocells with configurable I/O architecture allowing 20 inputs and 16 outputs.
- Programmable registers providing D, T, SR or JK flipflops with individual Clear control.
- 100% generically testable—provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Advanced software support featuring Schematic Capture, Interactive Netlist, Boolean Equation and State Machine design entry.
- Space saving 24 pin, 300 mil, dual in-line package and 28 pin J-leaded chip carrier.

GENERAL DESCRIPTION

The Altera EP610 Programmable Logic Device is capable of implementing over 600 equivalent gates of SSI and MSI logic functions all in a space saving 24 pin, DIP, 300 mil package or a 28 pin J-leaded chip carrier.


The EP610 uses familiar sum-of-products logic providing a programmable AND with fixed OR structure. The device accommodates both combinatorial and sequential logic functions with up to 20 inputs and 16 outputs. The EP610 includes an Altera proprietary programmable I/O architecture providing individual selection of either combinatorial or registered output and feedback signals, active high or low.

A unique feature of the EP610 is the ability to program D, T, SR, or JK flipflop operation individually for each output without sacrificing product terms. In addition, each register can be individually clocked from any of the input or feedback paths available in the AND array. These features allow a variety of logic functions to be simultaneously implemented.

The CMOS EPROM technology reduces the power consumption to less than 20% of equivalent bipolar devices without sacrificing speed performance. Other advantages include: 100% generic testing (all devices are 100% tested at the factory). The device can be erased with ultraviolet light. Design changes are no longer costly, nor is there a need for post programming testing.

Programming the EP610 is accomplished with the use of Altera's A+PLUS development software which supports four different design entry methods. Once the circuit has been entered, the A+PLUS software performs automatic translation into logical equations, boolean minimization, and design fitting directly into an EP610.

CONNECTION DIAGRAM



2

FUNCTIONAL DESCRIPTION

The EP610 is an Erasable Programmable Logic Device (EPLD) which uses a CMOS EPROM technology to configure connections in a programmable AND logic array. The device also contains a revolutionary programmable I/O architecture which provides advanced functional capability for user programmable logic.

Externally, the EP610 provides 4 dedicated data inputs, 2 synchronous clock inputs, and 16 I/O pins which may be configured for input, output, or bi-directional operation.

Figure 1 and 2 shows the EP610 basic Macrocell and the complete block diagram. The internal architecture is organized with familiar sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from true and complement signals of the four dedicated data inputs and sixteen I/O architecture control blocks. The 40 input AND array encompasses 160 product terms which are distributed among 16 available Macrocells. Each EP610 product term represents a 40 input AND gate.

Each Macrocell contains ten product terms. Eight product terms are dedicated for logic implementation. One product term is used for Clear control of the Macrocell internal register. The remaining product term is used for Output Enable/Asynchronous Clock implementation.

At the intersection point of an input signal and a product term there exists an EPROM connection. In the erased state, all connections are made. This means both the true and complement of all inputs are connected to each product term. Connections are opened during the


programming process. Therefore, any product term may be connected to the true or complement of any array input signal. When both the true and complement of any signal is left intact, a logical false results on the output of the AND gate. If both the true and complement connections are open, then a logical "don't care" results for that input. If all inputs for the product term are programmed open, then a logical true results on the output of the AND gate.

Two dedicated clock inputs provide synchronous clock signals to the EP610 internal registers. Each of the clock signals controls a bank of eight registers. CLK1 controls registers associated with Macrocells 9-16. CLK2 controls registers associated with Macrocells 1-8. The EP610 advanced I/O architecture allows the number of synchronous registers to be user defined, from one to sixteen. Both dedicated clock inputs are positive edge triggered.

I/O ARCHITECTURE


The EP610 Input/Output Architecture provides each Macrocell with over 50 possible I/O configurations. Each I/O can be configured for combinatorial or registered output, with programmable output polarity. Four different types of registers (D, T, JK, SR), can be implemented into every I/O without any additional logic requirements. I/O feedback selection can also be programmed for registered or input (pin) feedback. Another benefit of the EP610 I/O architecture is its ability to individually clock each internal register from asynchronous clock signals.

Figure 1. Logic Array Macrocell



Note:  = I/O pin, in which Logic Array input is from feedback path.

Figure 2. EP610 Block Diagram



Pin #'s in () pertain to 28 pin JLCC package

OE/CLK Selection

Figure 3 shows the two modes of operation which are provided by the OE/CLK Select Multiplexer. The operation of this multiplexer is controlled by a single EPROM bit and may be individually configured for each EP610 I/O pin. In Mode 0, the three-state output buffer is controlled by a single product term. If the output of the AND gate is a logical true then the output buffer is enabled. If a logical false resides on the output of the AND gate then the output buffer is seen as high impedance. In this mode the Macrocell flipflop may be clocked by its respective synchronous clock input. After erasure, OE/CLK Select Mux is configured as Mode 0.

In Mode 1, the Output Enable buffer is always enabled. The Macrocell flipflop now may be triggered from an asynchronous clock signal generated by the OE/CLK multiplexable product term. This mode allows individual clocking of flipflops from any available signal in the AND array. Because both true and complement signals reside in the AND array, the flipflop may be configured for positive or negative edge trigger operation. With the clock now controlled by a product term, gated clock structures are also possible.

OUTPUT/FEEDBACK Selection

Figure 4 shows the EP610 basic output configurations. Along with combinatorial output, four register types are available. Each Macrocell I/O may be independently configured. All registers have individual Asynchronous Clear control from a dedicated product term. When the product term is asserted to a logical one, the Macrocell register will immediately be loaded with a logical zero independently of the clock. On power up, the EP610 performs the Clear function automatically.

When the D or T register is selected, eight product terms are ORed together and made available to the register input. The Invert Select EPROM bit determines output polarity. The Feedback Select Multiplexer enables registered, I/O (pin) or no feedback to the AND array.

If the JK or SR registers are selected, the eight product terms are shared among two OR gates. The allocation of product terms for each register input is optimized by the A+PLUS development software. The Invert Select EPROM bits configures output polarity. The Feedback Select Multiplexer enables registered or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback. No output is obtained by disabling the Macrocell output buffer.

In the erased state, the I/O is configured for combinatorial active low output with input (pin) feedback.

Figure 3. OE/CLK Select MUX






Figure 4. I/O Configurations



COMBINATORIAL

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
Combinatorial/High	Pin, None
Combinatorial/Low	Pin, None
None	Pin




D-TYPE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
D-Register/High	D-Register, Pin, None
D-Register/Low	D-Register, Pin, None
None	D-Registered
None	Pin

FUNCTION TABLE

D	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	1




TOGGLE FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
T-Register / High	T-Register, Pin, None
T-Register / Low	T-Register, Pin, None
None	T-Registered
None	Pin

FUNCTION TABLE

T	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0




JK FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
JK Register/High	JK Register, None
JK Register/Low	JK Register, None
None	JK Register

FUNCTION TABLE

J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



SR FLIP-FLOP

I/O SELECTION

OUTPUT/POLARITY	FEEDBACK
SR Register/High	SR Register, None
SR Register/Low	SR Register, None
None	SR Register

FUNCTION TABLE

S	R	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-175	+175	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			1000	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Case temperature	For Military	-55	125	°C
t _R	INPUT rise time	note (9)		500 (250)	ns
t _F	INPUT fall time	note (9)		500 (250)	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial)(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military)*

Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OL}	LOW level output voltage	I _{OL} = 4mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load note (8)		20	100 (150)	μA
I _{CC2}	V _{CC} supply current (non-turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		3	10 (15)	mA
I _{CC3}	V _{CC} supply current (turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (7)		32	60 (75)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		20	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF

AC CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial, C)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial, I)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military, M)*
 Note (5)

SYMBOL	PARAMETER	CONDITIONS	EP610-25		EP610-30		EP610-35		EP610-40		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t _{PD1}	Input to non-registered output	C ₁ = 35pF		25		30		35		40	30	ns
t _{PD2}	I/O input to non-registered output			27		32		37		42	30	ns
t _{PZX}	Input to output enable			25		30		35		40	30	ns
t _{PXZ}	Input to output disable	C ₁ = 5pF note (2)		25		30		35		40	30	ns
t _{CLR}	Asynchronous output clear time	C ₁ = 35pF		27		32		37		42	30	ns
t _{IO}	I/O input buffer delay			2		2		2		2	0	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP610-25		EP610-30		EP610-35		EP610-40		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f _{MAX}	Maximum frequency	note (10)	47.6		41.7		37.0		31.3		0	MHz
t _{SU}	Input setup time		21		24		27		32		30	ns
t _H	Input hold time		0		0		0		0		0	ns
t _{CH}	Clock high time		10		11		12		15		0	ns
t _{CL}	Clock low time		10		11		12		15		0	ns
t _{CO1}	Clock to output delay			15		17		20		22	0	ns
t _{CNT}	Minimum clock period (register output feedback to register input - internal path)			25		30		35		40	0	ns
f _{CNT}	Internal maximum frequency (1/t _{CNT})	note (7)	40.0		33.3		28.6		25.0		0	MHz

ASYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP610-25		EP610-30		EP610-35		EP610-40		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f _{MAX}	Maximum frequency	note (10)	47.6		41.7		37.0		31.3		0	MHz
t _{SU}	Input setup time		8		8		8		10		30	ns
t _{AH}	Input hold time		12		12		12		14		0	ns
t _{ACh}	Clock high time		10		11		12		14		0	ns
t _{ACL}	Clock low time		10		11		12		14		0	ns
t _{AC01}	Clock to output delay			27		32		37		42	30	ns
t _{ACNT}	Minimum clock period (register output feedback to register input - internal path)			25		30		35		40	0	ns
f _{ACNT}	Internal maximum frequency (1/t _{ACNT})	note (7)	40.0		33.3		28.6		25.0		0	MHz

Notes:

- Typical values are for T_A = 25°C, V_{CC} = 5V
- Sample tested only for an output change of 500mV.
- Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20ns.
- Capacitance measured at 25°C. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 13, (high voltage pin during programming), has capacitance of 50 pF max.
- See TURBO-BIT™, page 44.
- Figures in () pertain to military and industrial temperature version.
- Measured with device programmed as a 16 bit counter.
- EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100ns after last transition).
- Clock t_r, t_f = 250 (100) ns.
- The f_{MAX} values shown represent the highest frequency for pipelined data.

GRADE		SPEED AVAILABILITY	
Commercial (0°C to 70°C)	C	EP610-25	EP610-30 EP610-35
Industrial (-40°C to 85°C)	I		EP610-40
Military (-55°C to 125°C)	M		EP610-40

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.




FUNCTIONAL TESTING

The EP610 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP610 allows test program patterns to be used and then erased. This facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices.

Figure 5. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

DESIGN SECURITY

The EP610 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

TURBO-BIT

Some EPLDs contain a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is pro-

grammed (Turbo = ON), the low standby power mode (Icc1) is disabled. This renders the circuit less sensitive to VCC noise transients which can be created by the power-up/power-down cycle when operating in the low power mode. The typical Icc vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed.

If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifications section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.

Figure 6. I_{CC} vs F_{MAX}




Figure 7. Output Drive Currents






Figure 8. Switching Waveforms


COMBINATORIAL MODE



SYNCHRONOUS CLOCK MODE



ASYNCHRONOUS CLOCK MODE




Notes: t_r & $t_r < 6ns$
 t_{CL} & t_{CH} measured at 0.3V and 2.7V
 all other timing at 1.5V
 Input voltage levels at 0V and 3V

FEATURES

- High density logic replacement for TTL and 74HC.
- Functional and pin compatible with the Altera EP600.
- High speed, $t_{pd} = 45$ ns.
- Asynchronous clocking of all registers or banked register operation from 2 synchronous clocks.
- 16 Macrocells with configurable I/O architecture allowing 20 inputs and 16 outputs.
- "Zero Power" (typically $20\mu A$ standby).
- Programmable registers providing D,T,SR or JK flipflops with individual Asynchronous Clear control.
- 100% generically testable-provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Package options include both a 24 pin, 300 mil DIP and a 28 pin J-ledged chip carrier.
- Full software support featuring Schematic Capture, Netlist, Boolean Equation and State Machine design entry methods.

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EP600 is a pin-compatible version of the popular EP610 Erasable Programmable Logic Device (EPLD). Available in 24-pin DIP and 28-pin J-ledged chip carrier packages, the EP600 contains 16 Macrocells with user-configurable I/O architecture, allowing up to 20 inputs and 16 outputs.

Each of the 16 Macrocells contains a programmable AND and fixed OR PLA structure, see Figure 1, with a maximum eight product terms for logic implementation. In addition, single product terms control Output Enable/Asynchronous Clock and Asynchronous Clear functions.

The Altera proprietary programmable I/O architecture allows the EP600 user to program output and feedback paths for both combinatorial or registered operation, active high or active low.

For increased flexibility, the EP600 also includes programmable registers. Each of the 16 internal registers may be programmed to be D, T, SR or JK flipflop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

For proper operation, standard high performance design practices should be followed. It is recommended that opaque labels be placed over device window. Input and output pins must be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{CC} or GND). Each set of V_{CC} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least $.1\mu F$ must be connected between each V_{CC} pin and GND. For the most effective decoupling, connect one capacitor between each set of V_{CC} and GND pins, directly at the device.

Programming the EP600 is accomplished by using the Altera A+PLUS PC-based development software which supports schematic capture, netlist, state machine and Boolean equation design entry methods. Once the design is entered, A+PLUS automatically performs translation into logical equations, Boolean minimization, and design fitting directly to an EP600. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

For full EP600 functional description please consult the EP610 datasheet.

Figure 1 Logic Array Macrocell




Figure 2. I_{CC} vs Frequency





Figure 3. Output Drive Currents



ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGE

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply voltage	With respect to GND note (3)	-2.0	70	V
V_{PP}	Programming supply voltage		-2.0	13.5	V
V_I	DC INPUT voltage		-2.0	70	V
I_{MAX}	DC V_{CC} or GND current		-100	+100	mA
I_{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P_D	Power dissipation			500	mW
T_{STG}	Storage temperature	No bias	-65	+150	°C
T_{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V_I	INPUT voltage		0	V_{CC}	V
V_O	OUTPUT voltage		0	V_{CC}	V
T_A	Operating temperature	For Commercial	0	70	°C
T_A	Operating temperature	For Industrial	-40	85	°C
T_C	Case temperature	For Military	-55	125	°C
T_R	INPUT rise time	note (9)		500	ns
T_F	INPUT fall time	note (9)		500	ns

DC OPERATING CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*
 Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	HIGH level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	LOW level input voltage		-0.3		0.8	V
V_{OH}	HIGH level TTL output voltage	$I_{OH} = -4mA$ DC	2.4			V
V_{OH}	HIGH level CMOS output voltage	$I_{OH} = -2mA$ DC	3.84			V
V_{OL}	LOW level output voltage	$I_{OL} = 4mA$ DC			0.45	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	-10		+10	μA
I_{OZ}	3-state output off-state current	$V_O = V_{CC}$ or GND	-10		+10	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC}$ or GND No load note (8)		35	150	μA
I_{CC2}	V_{CC} supply current (non-turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0$ MHz note (7)		3	10 (15)	mA
I_{CC3}	V_{CC} supply current (turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0$ MHz note (7)		30	50 (60)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$ $f = 1.0$ MHz		20	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$ $f = 1.0$ MHz		20	pF
C_{CLK}	Clock Pin Capacitance	$V_{IN} = 0V$ $f = 1.0$ MHz		20	pF

AC CHARACTERISTICS

EP600, EP600-3

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ\text{C}$ to 85°C for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ\text{C}$ to 125°C for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP600-3		EP600		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	note (5)	
t_{PD1}	Input to non-registered output	$C_1 = 50\text{pF}$		43		53	25	ns
t_{PD2}	I/O input to non-registered output			45		55	25	ns
t_{PZX}	Input or I/O input to output enable			45		55	25	ns
t_{PXZ}	Input or I/O input to output disable	$C_1 = 5\text{pF}$ note (2)		45		55	25	ns
t_{CLR}	Asynchronous output clear time	$C_1 = 50\text{pF}$		45		55	25	ns
t_{i0}	I/O input buffer delay			2		2	0	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP600-3		EP600		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	note (5)	
f_{MAX}	Maximum frequency		26.3		23.3		0	MHz
t_{SU}	Input or I/O input setup time		38		43		25	ns
t_H	Input or I/O input hold time		0		0		0	ns
t_{CH}	Clock high time		17.5		21.5		0	ns
t_{CL}	Clock low time		17.5		21.5		0	ns
t_{CO1}	Clock to output delay			22		25	0	ns
t_{CNT}	Minimum clock period (register output feedback to register input - internal path)			45		55	0	ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (7)	22.2		18.2		0	MHz

ASYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP600-3		EP600		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	note (5)	
f_{MAX}	Maximum frequency		26.3		23.3		0	MHz
t_{ASU}	Input or I/O input setup time		10		10		25	ns
t_{AH}	Input or I/O input hold time		15		15		0	ns
t_{ACH}	Clock high time		17.5		21.5		0	ns
t_{ACL}	Clock low time		17.5		21.5		0	ns
t_{ACO1}	Clock to output delay			50		58	25	ns
t_{ACNT}	Minimum clock period (register output feedback to register input - internal path)			45		55	0	ns
f_{ACNT}	Internal maximum frequency ($1/t_{ACNT}$)	note (7)	22.2		18.2		0	MHz

Notes:

- Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5V$
- Sample tested only for an output change of 500mV.
- Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
- Capacitance measured at 25°C . Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 13, (high voltage pin during programming), has capacitance of 50 pF max.
- See TURBO-BIT™, page 44.
- Figures in () pertain to military and industrial temperature version.
- Measured with device programmed as a 16 bit counter.
- EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100 ns after last transition).
- Clock t_R , $t_F = 250\text{ns}$ (100ns).
- The f_{MAX} values shown represent the highest frequency for pipelined data.

GRADE	AVAILABILITY	
Commercial (0°C to 70°C)	EP600-3	EP600
Industrial (-40°C to 85°C)	EP600-3	EP600
Military (-55°C to 125°C)		EP600

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

ALTERA


12 MACROCELL EPLD

EP512

FEATURES

- High Performance logic replacement for TTL and 74HC or 74HCT SSI and MSI logic.
- High Speed, tpd = 25ns, and 40MHz operating frequency.
- "Zero Power" (150 μ A Standby Current).
- Twelve Macrocells with configurable I/O architecture allowing up to 22 inputs (10 dedicated, 12 I/O) and 12 outputs.
- Eight configurable inputs which can implement latch, register, or flow-through mode; synchronous or asynchronous operation.
- Programmable product term allocation allowing up to 16 product terms for a single Macrocell.
- Programmable registers providing D, T, SR or JK flip-flops with Clear, Preset, and Clock control.
- Two product terms for all Macrocell control signals (OE, Preset, Clear and Clock).
- Dual feedback on all Macrocells for buried register implementation and input usage.
- A+PLUS software support featuring Schematic Capture, Netlist, Boolean Equation and State Machine design entry.
- Space saving 24 pin DIP, 300 mil, and 28 pin JLCC/PLCC packages.

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EP512 provides a User-Configurable, High-Performance solution for general purpose logic and custom control (state machine) functions. The EP512 features an enhanced PLD architecture to easily integrate 74ALS and HC (HCT) SSI and MSI logic. In addition, a single EP512 can also replace multiple programmable logic devices (22V10, 20RA10, 20L10, 20R10).

The EP512 uses sum-of-products logic providing a configurable AND-OR structure. The device can implement combinatorial, latched, and registered logic functions, active high or low. The EP512 contains a total of 12 I/O Macrocells, 8 user-configurable input structures (latch, register or flow-through operation) and 2 inputs that can be programmed to serve as either combinatorial inputs or clock inputs for the input and output register functions.

A unique feature of the EP512 is the ability to re-allocate product terms between adjacent macrocells allowing a single macrocell to have 8, 12 or 16 product terms. In addition, each macrocell contains two dedicated product terms for each control signal: Output Enable, Preset, Clear, and Asynchronous Clock. Each macrocell also contains dual feedback allowing the logic to be buried while reserving the I/O pin as an additional input.

The EP512 uses advanced CMOS EPROM cells as logic control elements. This technology allows the EP512 to operate in high performance applications while significantly reducing the power consumption. Other advantages include: 100% generic testing (all devices are 100% tested at the factory). The device can be erased with ultraviolet light. Design changes are no longer costly, nor is there a need for testing after programming.


Programming the EP512 is accomplished with the use of Altera's A+PLUS development software which supports four different design entry methods. Once the circuit has been tested, the A+PLUS software performs automatic translation into logical equations, Boolean minimization, and design fitting directly into an EP512.

PRELIMINARY DATA

NOTICE: THIS IS NOT A FINAL SPECIFICATION. SOME PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

REV. 2.0

Figure 1. EP512 Block Diagram



Pin #'s in () pertain to 28 pin JLCC/PLCC package.

FUNCTIONAL DESCRIPTION

The EP512 is an Erasable Programmable Logic Device (EPLD) which uses a CMOS EPROM technology to configure connections in a programmable AND logic array. The EP512's innovative architecture allows it to integrate many standard TTL functions. The device also contains an enhanced I/O architecture which provides advanced functional capability for user-configurable logic.


Figure 1 shows the EP512 Block Diagram. Externally, the EP512 provides 10 dedicated inputs and 12 I/O pins programmed for input, output, or bi-directional operation. The device contains 12 macrocells which can be independently configured.

Figure 2 shows an EP512 Macrocell. The internal architecture uses a sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from the true and complement forms of the 10 dedicated inputs, 12 macrocell feedback signals and 12 I/O pins. Each EP512 Macrocell contains 16 product terms. Eight product terms are dedicated to control signals (OE, CLK, Preset and Clear), while eight product terms are used for the general data array. Each EP512 product term represents a 68 input AND gate.

At the intersection point between an AND array input and a product term is an EPROM control cell. In the erased state, all cell connections are made. This means both the true and complement of all array inputs are connected to each product term. During the programming process, selected connections are opened. Therefore, any product term may be connected to the true or complement of any array input signal. When both the true and complement of an array input signal are left connected, a logical false results on the output of the AND gate. If both the true and complement of any array input signal are programmed open, then a logical "don't care" results for that input. If all 68 inputs for a given product term are programmed open, then a logical true results on the output of the corresponding AND gate.

The EP512 contains 10 dedicated inputs, 8 data inputs and 2 programmable system clock inputs (ILE and CLK). ILE (pin 13) provides synchronous clocking to the input structures while CLK (pin 1) provides synchronous clocking to the macrocell registers. These system clocks are connected directly from the EP512 external pins. When using these system clocks, ILE is negative edge triggered (data transitions occur on the falling edge of ILE)

Figure 2. Logic Array Macrocell



* REGISTER CAN BE D, T, JK, OR RS FLIP-FLOP

and CLK is positive edge triggered (data transitions occur on the rising edge of CLK). ILE and CLK may also be used as general purpose inputs.

For asynchronous clocking of the input structure, the clock signal is derived from a dedicated product term (see Figure 3). For asynchronous clocking of the macrocell registers, the clock signal is derived from two dedicated product terms (see Figure 2). Each input structure and macrocell register is individually configurable allowing a mixture of synchronous and asynchronous clocking on both the input structures and the macrocell registers.

INPUT STRUCTURE

Figure 3 shows a functional block diagram of the input structure of the EP512. The EP512 contains 8 programmable input structures that may be individually configured as one of the following:

- Synchronous D-type register
- Asynchronous D-type register
- Synchronous input latch
- Asynchronous input latch
- Flow through latch


The dedicated ILE input (pin 13) serves as a synchronous clock for both synchronous input latch and synchronous input register modes. For

asynchronous clocking, a dedicated product term is available and provides clocking for the Asynchronous Register and Asynchronous Latch modes. The ILE Select Mux, shown in Figure 3, determines whether the input clocking will be provided by the dedicated ILE input (synchronous mode) or the dedicated Product term (asynchronous mode). Table 1 shows the Input Structure Function Table using the ILE (pin 13) input for control. Note, when using synchronous clocks (ILE), the input register is negative edge triggered. Positive edge triggered operation can be achieved by using the ILE product term (asynchronous mode) for clocking control. Flow through input operation can be achieved by connecting the Flow Through Select Mux to Vcc (see Figure 3).

TABLE 1 EP512 INPUT FUNCTIONS

Input Type	ILE	D	Q
Latch	H	H	H
Latch	H	L	L
Latch	L	X	Qn
Register	↓	H	H
Register	↓	L	L
Flow-Through	X	H	H
Flow-Through	X	L	L

Figure 3. Input Structure



PRODUCT TERM ALLOCATION

The EP512 supports Product Term Allocation, allowing unused product terms from one macrocell to be placed into another macrocell. In the EP512, this allocation is done between adjacent macrocells in groups of 4 product terms. Thus, each macrocell has two adjacent macrocells to share product terms. The EP512 macrocells are grouped into two "rings" (Ring 1 and Ring 2) with 6 macrocells per ring. Table 2 shows the structure of the two rings and defines each macrocell's adjacent partners. By using Product Term Allocation, each macrocell can implement logic requiring up to 16 product terms.

For example, if Macrocell 4 requires 16 product terms, Altera's A+PLUS Design Software will allocate four product terms from Macrocell 3 and four product terms from Macrocell 5 to give Macrocell 4 a total of 16 product terms. Macrocells 3 and 5 each have four product terms remaining which

may be kept or used by other macrocells. This example is illustrated in Figure 4. Even if a macrocell has allocated all of its product terms to adjacent macrocells, its register and associated control functions are still usable. In this case the input to the I/O register is tied to GND (VCC if the invert select EPROM bit is programmed). For example, the register preset and clear may be used to implement an asynchronous S-R latch.

I/O ARCHITECTURE

The EP512 Input/Output Architecture provides each macrocell with over 50 possible I/O configurations. Each I/O can be individually configured for combinatorial or registered output, with programmable output polarity. Four different types of registers (D, T, JK, SR), can be implemented into every I/O without any additional logic requirements. Each macrocell contains two dedicated product terms (see Figure 2) for every control

Figure 4. Product Term Allocation Example




TABLE 2 PRODUCT TERM ALLOCATION

Ring 1			Ring 2		
Current Macro-cell	Next Macro-cell	Previous Macro-cell	Current Macro-cell	Next Macro-cell	Previous Macro-cell
1	2	6	7	8	12
2	3	1	8	9	7
3	4	2	9	10	8
4	5	3	10	11	9
5	6	4	11	12	10
6	1	5	12	7	11

function (Asynchronous Preset, Asynchronous Clear, Asynchronous Clock, and Output Enable).

Each macrocell register may be individually configured to function in either a synchronous or asynchronous clock mode. Synchronous clocking is provided by the dedicated clock pin (pin 1) while asynchronous clocking is provided by the two dedicated asynchronous clock product terms (see Figure 1).

Product Term Allocation is controlled by Altera's A+PLUS Design Software and implemented using the Product Term Allocation Control Muxes shown in Figure 2. The product terms are ORed together to generate the logic signal for the Macrocell Combinatorial output or Macrocell Register input. This scheme allows a more efficient utilization of product terms and greater flexibility in design architecture.

Output polarity is controlled by the Invert Select EPROM bit. This feature allows active high or active low output and also permits DeMorgan's inversion for improved minimization of logic.

OUTPUT/FEEDBACK


Every macrocell in the EP512 has Dual Feedback. This architectural feature enables the designer to use the macrocell for buried logic and also use the macrocell's I/O pin as a dedicated input, increasing design flexibility. Dual Feedback is implemented in the EP512 by providing a feedback path from both the input pin and the macrocell register (see Figure 2). These paths are separated by the tri-state buffer controlled by the Output Enable control signal. When the tri-state buffer is disabled (Output Enable grounded), the register uses the internal feedback path, while allowing the second feedback path to function as a dedicated input path. This second feedback path allows the I/O pin to connect directly into the logic array.

In the erased state, the I/O is configured for combinatorial active low output with input (pin) feedback.

FUNCTIONAL TESTING

The EP512 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP512 allows test program patterns to be used and then erased. This facility to use application-independent, general purpose tests is called generic testing and is unique for EPLDs among user-defined LSI logic devices.

Figure 5. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

DESIGN SECURITY

The EP512 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design protection, since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

TURBO-BIT

The EP512 contains a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is programmed (Turbo = ON), the low standby power mode (Icc1) is disabled. This renders the circuit less sensitive to Vcc noise transients which can be created by the power-up/power-down cycle when operating in the low power mode. The typical Icc vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed. If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifications section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.

Figure 6. I_{CC} Vs. F_{max}





Figure 7. Output Drive Currents



ABSOLUTE MAXIMUM RATINGS

COMMERCIAL
OPERATING RANGE

EP512

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-150	150	mA
I _{OUT}	DC OUTPUT current, per pin		-25	25	mA
P _D	Power dissipation			750	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage		4.75	5.25	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _R	INPUT rise time	note (8)		100	ns
T _F	INPUT fall time	note (8)		100	ns

DC OPERATING CHARACTERISTICS

(V_{CC} = 5V ±5%, T_A = 0°C for Commercial)

Note (1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OL}	LOW level TTL output voltage	I _{OL} = 4mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load note (7)			150	μA
I _{CC2}	V _{CC} supply current (non-turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (6)			50	mA
I _{CC3}	V _{CC} supply current (turbo)	V _I = V _{CC} or GND No load, f = 1.0 MHz note (6)			100	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		20	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		20	pF

AC CHARACTERISTICS

EP512-25, EP512-30, EP512-35

 $(V_{CC} = 5V \pm 5\%, T_A = 0^\circ C \text{ to } 70^\circ C \text{ for Commercial})$

SYMBOL	PARAMETER	CONDITIONS	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
tpD1	Input to non-registered output	$C_1 = 50pF$		25		30		35	10	ns
tpD2	I/O input to non-registered output			25		30		35	10	ns
tpZX	Input or I/O input to output enable			25		30		35	10	ns
tpXZ	Input or I/O input to output disable	$C_1 = 5pF$ note (2)		25		30		35	10	ns
tCLR	Asynchronous output clear time	$C_1 = 50pF$		25		30		35	10	ns
tSET	Asynchronous output preset time			25		30		35	10	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
fMAX	Maximum frequency	note (9)	50		40		40		0	MHz
tsU	Input or I/O input setup time		20		25		25		10	ns
tH	Input or I/O input hold time		0		0		0		0	ns
tCH	Clock high time		10		12.5		12.5		10	ns
tCL	Clock low time		10		12.5		12.5		10	ns
tcO1	Clock to output delay			15		20		20	10	ns
tcNT	Minimum clock period (register output feedback to register input—internal path)			30		35		40	10	ns
fcNT	Internal maximum frequency (1/tcNT)	note (6)	33		30		25		0	MHz

SYNCHRONOUS CLOCK MODE—INPUT STRUCTURE

SYMBOL	PARAMETER	CONDITIONS	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
fIMAX	Maximum input frequency (1/tICP)		40		33		28.5		0	MHz
fISU	Input register setup time		5		5		5		0	ns
tIH	Input hold time		5		5		5		0	ns
tICH	Input clock high time		10		12.5		12.5		10	ns
tICL	Input clock low time		10		12.5		12.5		10	ns
tIC01	Input clock to output			30		35		40	10	ns
tICP	Input clock period minimum			25		30		35	10	ns
tILO1	Input latch to output	note (6)		35		40		40	10	ns

ASYNCHRONOUS CLOCK MODE

EP512-25, EP512-30, EP512-35

EP512

SYMBOL	PARAMETER	CONDITIONS	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f _{AMAX}	Maximum frequency 1/(t _{ACL} + t _{ACh})	note (9)	20		16.5		16.5		0	MHz
t _{ASU}	Input or I/O input setup time		7		10		10		10	ns
t _{AH}	Input or I/O input hold time		23		27		30		10	ns
t _{ACh}	Clock high time		25		30		30		10	ns
t _{ACL}	Clock low time		25		30		30		10	ns
t _{ACO1}	Clock to output delay			35		45		50	10	ns
t _{ACNT}	Minimum clock period (register output feedback to register input—internal path)			55		65		70	10	ns
f _{ACNT}	Internal maximum frequency (1/t _{ACNT})		18		15		14.2		0	MHz

ASYNCHRONOUS CLOCK MODE—INPUT STRUCTURE

SYMBOL	PARAMETER	CONDITIONS	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t _{AIMAX}	Max. freq. input reg.			20		16.5		16.5	0	MHz
t _{AISU}	Input setup to asynch clk.		0		0		0		10	ns
t _{AIH}	Input hold after asynch clk.		23		26		30		10	ns
t _{AICH}	Asynch input high time		25		30		30		10	ns
t _{AICL}	Asynch input low time		25		30		30		10	ns
t _{AICO1}	Asynch input clk. to output			48		55		60	10	ns
t _{AILO1}	Asynch input latch to output			53		60		65	10	ns

INPUT-CLOCK-TO-MACROCELL-CLOCK A.C. CHARACTERISTICS

SYMBOL	PARAMETER	EP512-25		EP512-30		EP512-35		NON-TURBO ADDER	UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t _{ILMC}	Synchronous ILE Synchronous Macrocell CLK	25		30		35		10	ns
	Synchronous ILE Asynchronous Macrocell CLK	5		8		10		10	ns
	Asynchronous ILE Synchronous Macrocell CLK	48		55		65		10	ns
	Asynchronous ILE Asynchronous Macrocell CLK	20		35		50		10	ns

Notes:

1. Typical values are for T_A = 25°C, V_{CC} = 5V
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20ns.
4. Capacitance measured at 25°C. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 1 (high voltage pin during programming), has capacitance of 50pF max.
5. See TURBO-BIT™, page 56.
6. Measured with device programmed as a 12 bit counter.
7. EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100ns after last transition). This feature may not be available on initial production units. Check factory for status.
8. Clock t_r, t_f = 100ns.
9. The f_{MAX} values shown represent the highest frequency for pipelined data.


Note: The recommended erase procedure for this device is to expose it to a standard UV lamp for a minimum of one hour.

GRADE	AVAILABILITY	
Commercial (0°C to 70°C)	EP512-25	EP512-30 EP512-35


2

Figure 8. Switching Waveforms


COMBINATORIAL MODE




SYNCHRONOUS CLOCK MODE (MACROCELLS)



SYNCHRONOUS CLOCK MODE (INPUT STRUCTURE)




ASYNCHRONOUS CLOCK MODE (MACROCELLS)




Switching Waveforms (Continued)

ASYNCHRONOUS CLOCK MODE (INPUT STRUCTURE)



INPUT CLOCK-TO-MACROCELL CLOCK TIMING




NOTES: t_r AND $t_f < 6ns$
 t_{CL} AND t_{CH} MEASURED AT 0.3V AND 2.7V
 ALL OTHER TIMING AT 1.5V
 INPUT VOLTAGE LEVELS AT 0V AND 3V

FEATURES

- User-Configurable replacement for TTL, 74HC and 20 pin PAL Family.
- Advanced CMOS EPROM technology allows erase and reprogram.
- "Zero Power" (typically 10 μ A standby).
- High speed, tpd = 30ns.
- User-Configurable I/O architecture allows output and feedback paths to be configured for registered or combinatorial modes, active high or active low.
- 100% generically testable—provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Advanced software support allows convenience of 4 different design entry methods, complete Boolean minimization and automatic fitting into an EP320.

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EP320 Erasable Programmable Logic Device may be used as a replacement for TTL and 74HC. It also provides a high speed, low power "plug compatible" replacement for fuse-based programmable logic devices.

The EP320 can accommodate up to 18 inputs and up to 8 outputs. The 20 pin, 300 mil package contains 8 Macrocells, each of which utilizes a programmable AND fixed OR structure. This AND-OR structure yields 8 product terms for the logic function as well as an individual product term for Output Enable.


The Altera proprietary programmable I/O architecture allows the EP320 user to configure output and feedback paths for combinatorial or registered operation, active high or active low. As a result, the EP320 may be configured as a drop in replacement for PAL devices such as the 16R8 and 16L8.

In addition to architectural flexibility, performance characteristics allow the EP320 to be used in the widest possible range of applications. The CMOS EPROM technology helps make the EP320 a zero power device at standby as well as allowing for an active power consumption of less than 20% of equivalent bipolar devices without sacrifice in speed performance. This technology also facilitates 100% generic testability as well as UV erasability. As a result, designs and design modifications may be quickly implemented upon a given EP320 without the need for post programming testing.

Programming the EP320 is made easy with the Altera A+PLUS development software (A+PLUS version 4.5 or later release). Using A+PLUS, the user may enter his logic design using schematic capture, netlist entry, Boolean equations and state machine entry. Once the design is entered, A+PLUS performs automatic translation into logical equations, complete Boolean minimization and design fitting directly to an EP320. The device can then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

2

Figure 1. EP320 Block Diagram



FUNCTIONAL DESCRIPTION

The EP320 is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM technology is utilized in order to configure connections in a programmable AND logic array. EPROM connections are also used as a means to control the desired output/feedback options (such as registered or combinatorial, active high or active low).

Externally, the EP320 provides 10 dedicated inputs (one of which may be used as a synchronous clock input) and 8 I/O pins which may be configured for input, output or bi-directional operation.

Figure 1 shows the complete EP320 block diagram, while Figure 2 shows the basic EP320 macrocell. The internal architecture is organized with the familiar sum of products (AND-OR) structure. Inputs to the programmable AND array (seen running vertically in Figure 2) come from two sources: a) the true and complement of the 10 dedicated input pins and; b) the true and complement of 8 feedback signals, each one originating from an I/O Architecture Control Block. The 36 input AND array encompasses a total of 72 product terms distributed equally among the 8 Macrocells. Each product term (seen running horizontally in Figure 1) represents a 36 input AND gate.

As seen in Figure 1, the outputs of 8 product terms are "ORed" together, then the output of the OR gate is fed as an input to an XOR gate. The purpose for this XOR function is to allow the user to specify the polarity of the output signal by using the "Invert Select" EPROM CELL. (Active high if EPROM cell is programmed,


active low if not programmed.) The XOR output then feeds the I/O Architecture Control Block where the output is configured for registered or combinatorial operation. In a registered mode, the output will be registered via a positive edge-triggered D-type flipflop. Under this condition, the feedback signal going back to the array is also registered, coming directly from the output of the D-type flipflop. In a combinatorial mode, the output is non-registered and the feedback signal comes directly from the I/O pin. In the erased state, the EP320 contains the same architectural characteristics as the PAL 16L8.

OUTPUT ENABLE PRODUCT TERM

The Output Enable (OE) product term determines whether an output signal is allowed to propagate to the output pin. If the output of the OE product term is high, output is enabled to the pin. If the output of the OE product term is low, then the output buffer becomes a high impedance node, thus inhibiting the output signal from reaching the output pin. For combinatorial modes, this OE product term can be used to allow for true bi-directional operation.

The EP320 contains 8 separate OE product terms, one per I/O pin. If the user desires all outputs to be enabled or disabled simultaneously, he may do so by using an identically programmed product term at each of the outputs. If different outputs are to be enabled under different conditions, the user may define a different OE product term for each specific output.

Figure 2. Logic Array Macrocell



Note:  I/O feedback from a Macrocell

This diagram shows one of the eight Macrocells within the EP320.

I/O ARCHITECTURE

Figure 3 shows the different output configurations that can be chosen for any of the 8 I/O pins on the EP320. Because of the individuality of each I/O Architecture Control Block, users may choose to have both registered and combinatorial outputs on the same EP320.

In the combinatorial mode, the user may choose either active high or active low output polarity, with an option for pin feedback or no feedback at all.

In the registered mode, the user again has control over output polarity and may choose to use the internal registered feedback path or no feedback at all.

Any I/O pin can be configured as a dedicated input

by choosing no output and pin feedback.

In the erased state, the I/O architecture is configured for combinatorial active low output, with pin feedback.

PAL COMPATIBILITY

Figures 4A and 4B show the user how an EP320 can be configured as a drop in replacement for two commonly used members of the 20 pin PAL family, the 16L8 and the 16R8. Notice that when configured in these modes, the EP320 is both a functional as well as a pin to pin replacement for the 16L8 and 16R8.

The tables in Figure 5 give additional information concerning the EP320 as a replacement for the 20 pin PAL family of devices.

Figure 3. I/O Configurations






Figure 4A. EP320 Used To Replace PAL 16L8



- "Invert Select" EPROM cell is in the erased state providing active low outputs.
- "Combinatorial Mode" is chosen providing **C**ombinatorial **O**utput with **I**nput (Pin) **F**eedback (COIF).
- 8 product term OR gate compared to 7 product term OR gate on PAL16L8.
- Pin feedback to the array at pins 12, 19 is not available in PAL16L8.

Figure 4B. EP320 Used To Replace PAL16R8



- "Invert Select" EPROM cell is in the erased state providing active low outputs.
- "Registered Mode" is chosen providing Registered Output with Registered Feedback (RORF).
- Complement of pin 11 is used as common OE term for all 8 output pins.

Figure 5. EP320—PAL Cross Reference

Table 1. EP320 Configurations for 20 Pin PAL Replacement

Pal Part Number	EP320 Pin Number	EP320 Macrocell Number	I/O Configuration Mode	Output/Polarity	Feedback
10H8	12-19	1-8	Combinatorial	Comb/High	None
10L8	12-19	1-8	Combinatorial	Comb/Low	None
12H6	12	8	Combinatorial	None	Pin
	13-18	2-7	Combinatorial	Comb/High	None
	19	1	Combinatorial	None	Pin
12L6	12	8	Combinatorial	None	Pin
	13-18	2-7	Combinatorial	Comb/Low	None
	19	1	Combinatorial	None	Pin
14H4	12-13	7-8	Combinatorial	None	Pin
	14-17	3-6	Combinatorial	Comb/High	None
	18-19	1-2	Combinatorial	None	Pin
14L4	12-13	7-8	Combinatorial	None	Pin
	14-17	3-6	Combinatorial	Comb/Low	None
	18-19	1-2	Combinatorial	None	Pin
16C1	12-14	6-8	Combinatorial	None	Pin
	15	5	Combinatorial	Comb/Low	None
	16	4	Combinatorial	Comb/High	None
	17-19	1-3	Combinatorial	None	Pin
16H2	12-14	6-8	Combinatorial	None	Pin
	15-16	4-5	Combinatorial	Comb/High	None
	17-19	1-3	Combinatorial	None	Pin
16L2	12-14	6-8	Combinatorial	None	Pin
	15-16	4-5	Combinatorial	Comb/Low	None
	17-19	1-3	Combinatorial	None	Pin
16H8 & 16HD8	12	8	Combinatorial	Comb/High/Z	None
	13-18	2-7	Combinatorial	Comb/High/Z	Comb
	19	1	Combinatorial	Comb/High/Z	None
16L8 & 16LD8	12	8	Combinatorial	Comb/Low/Z	None
	13-18	2-7	Combinatorial	Comb/Low/Z	Comb
	19	1	Combinatorial	Comb/Low/Z	None
16R4	12-13	7-8	Combinatorial	Comb/Low/Z	Comb
	14-17	3-6	Registered	Reg/Low/Z	Reg
	18-19	1-2	Combinatorial	Comb/Low/Z	Comb
16R6	12	8	Combinatorial	Comb/Low/Z	Comb
	13-18	2-7	Registered	Reg/Low/Z	Reg
	19	1	Combinatorial	Comb/Low/Z	Comb
16R8	12-19	1-8	Registered	Reg/Low/Z	Reg
16P8	12	8	Combinatorial	Comb/Option/Z	None
	13-18	2-7	Combinatorial	Comb/Option/Z	Comb
	19	1	Combinatorial	Comb/Option/Z	None
16RP4	12-13	7-8	Combinatorial	Comb/Option/Z	Comb
	14-17	3-6	Registered	Reg/Option/Z	Reg
	18-19	1-2	Combinatorial	Comb/Option/Z	Comb
16RP6	12	8	Combinatorial	Comb/Option/Z	Comb
	13-18	2-7	Registered	Reg/Option/Z	Reg
	19	1	Combinatorial	Comb/Option/Z	Comb
16RP8	12-19	1-8	Registered	Reg/Option/Z	Reg

Table 2. Device Specifications*

Symbol	Parameter	High Speed EPLD	High Speed, Half-Power PAL (Series 20A-2)	
		EP320-2	PAL 16L8A-2	PAL 16R8A-2
t_{pd}	Input to non-registered output	35 ns	35 ns	NA
I_{CC1}	Supply current standby	150 μ A	90 mA	90 mA
I_{CC2}	Supply Current Active f=1MHz	5mA	90 mA	90 mA
t_{CO1}	Clock to output delay	20 ns	NA	25 ns
t_{su}	Input setup time	25 ns	NA	35 ns
f_{max}	Max frequency	40 MHz	NA	16 MHz

* Over commercial temperature range

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V_{PP}	Programming supply voltage		-2.0	13.5	V
V_I	DC INPUT voltage		-2.0	7.0	V
I_{MAX}	DC V_{CC} or GND current		-80	+80	mA
I_{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P_D	Power dissipation			400	mW
T_{STG}	Storage temperature	No bias	-65	+150	°C
T_{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V_I	INPUT voltage		0	V_{CC}	V
V_O	OUTPUT voltage		0	V_{CC}	V
T_A	Operating temperature	For Commercial	0	70	°C
T_A	Operating temperature	For Industrial	-40	85	°C
T_C	Case temperature	For Military	-55	125	°C
T_R	INPUT rise time			500	ns
T_F	INPUT fall time			500	ns

DC OPERATING CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*
 Note (1) and (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	HIGH level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	LOW level input voltage		-0.3		0.8	V
V_{OH}	HIGH level TTL output voltage	$I_{OH} = -8mA$ DC	2.4			V
V_{OH}	HIGH level CMOS output voltage	$I_{OH} = -4mA$ DC	3.84			V
V_{OL}	LOW level output voltage	$I_{OL} = +8mA$ DC			0.45	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	-10		+10	μA
I_{OZ}	3-state output off-state current	$V_O = V_{CC}$ or GND	-10		+10	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC}$ or GND No load note (8)		10	150	μA
I_{CC2}	V_{CC} supply current (non-turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0$ MHz note (7)		3	5 (15)	mA
I_{CC3}	V_{CC} supply current (turbo)	$V_I = V_{CC}$ or GND No load, $f = 1.0$ MHz note (7)		18	30 (40)	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$ $f = 1.0$ MHz		10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$ $f = 1.0$ MHz		10	pF
C_{CLK}	Clock Pin Capacitance	$V_{IN} = 0V$ $f = 1.0$ MHz		10	pF

AC CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP320-1		EP320-2		EP320		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
t_{PD1}	Input to non-registered output	$C_1 = 50pF$		29		34		44	15	ns
t_{PD2}	I/O input to non-registered output			30		35		45	15	ns
t_{PZX}	Input or I/O input to output enable			30		35		45	15	ns
t_{PXZ}	Input or I/O input to output disable	$C_1 = 5pF$ note (2)		30		35		45	15	ns
t_{I0}	I/O input buffer delay			1		1		1	0	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP320-1		EP320-2		EP320		NON-TURBO ADDER	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	note (5)	
f_{MAX}	Maximum frequency	note (9)	45.5		40		30.3		0	MHz
t_{SU}	Input or I/O input setup time		22		25		33		15	ns
t_H	Input or I/O input hold time		0		0		0		0	ns
t_{CH}	Clock high time		10		12		16		0	ns
t_{CL}	Clock low time		10		12		16		0	ns
t_{CO1}	Clock to output delay			17		20		25	0	ns
t_{CNT}	Minimum clock period (register output feedback to register input - internal path)	note (7)		35		40		50	0	ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (7)	28.6		25		20		0	MHz

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
4. Capacitance measured at $25^\circ C$. Sample tested only. Pin 11, (high voltage pin during programming), has capacitance of 20 pf max.
5. See TURBO-BIT™, page 73.
6. Figures in () pertain to military and industrial temperature version.
7. Measured with device programmed as an 8-Bit Counter.
8. EPLD automatically goes into standby mode if logic transitions do not occur when in non-turbo mode (approximately 100 ns after last transition).
9. The f_{MAX} values shown represent the highest frequency for pipelined data.


GRADE	AVAILABILITY	
Commercial ($0^\circ C$ to $70^\circ C$)	EP320-1	EP320-2 EP320
Industrial ($-40^\circ C$ to $85^\circ C$)		EP320
Military ($-55^\circ C$ to $125^\circ C$)		EP320

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.




Figure 6. Switching Waveforms

COMBINATORIAL MODE



SYNCHRONOUS CLOCK MODE




Notes: t_r & $t_f < 6\text{ns}$
 t_{CL} & t_{CH} measured at 0.3V and 2.7V
 all other timing at 1.5V
 Input voltage levels at $\bar{0}V$ and 3V

FUNCTIONAL TESTING

The EP320 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP320 allows test program patterns to be used and then erased. This facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices.

Figure 7. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

Figure 8. I_{CC} vs. F_{MAX}





Figure 9. Output Drive Currents



DESIGN SECURITY

The EP320 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.


TURBO-BIT

Some EPLDs contain a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is programmed (Turbo = ON), the low standby power mode (I_{CC1}) is disabled. This renders the circuit less sensitive to V_{CC} noise transients which can be created by the power-up/power-down cycle when operating in the low power mode. The typical I_{CC} vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed.

If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifications section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.

LATCH-UP

The EP320 input, I/O, and clock pins have been carefully designed to resist latch-up which is inherent in CMOS structures. Each of the EP320 pins will not latch-up for input voltages between $-1V$ to $V_{CC} + 1V$ with currents up to 100 mA. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20 ns. Additionally, the programming pin is designed to resist latch-up to the 13.5 volt maximum device limit.




"The World's first EPLD"

FEATURES

- Programmable replacement for conventional fixed logic.
- EPROM technology allows reprogrammability, ensures high programming yield and ease of use.
- Second generation programmable logic architecture allows up to 18 inputs and 8 outputs.
- Each output is *User Programmable* for combinatorial or registered operation, in active high or low mode.
- Each output also has an independently *User Programmable* feedback path.
- 100% generically testable—provides 100% programming yield.
- Programmable "Security Bit" allows total protection of proprietary designs.
- Advanced software support featuring Schematic Capture, Interactive Netlist, Boolean Equation and State Machine design entry.
- Advanced CHMOS II-E circuitry for systems requiring low power, high performance speeds, and immunity to noise.

CONNECTION DIAGRAM




GENERAL DIAGRAM

The ALTERA EP310 combines the power, flexibility, and density advantages of CMOS, EPROM technology with second generation programmable logic array architecture. This combination defines a new capability in electrically programmable logic. The EP310 utilizes the familiar sum-of-products architecture which allows users to program complex custom logic functions quickly and easily. Up to 18 inputs and 8 outputs are provided, with eight product terms and a separate Output Enable term for each output.

A unique feature of the EP310 is the ability to program each output architecture on an individual basis. This gives the user the flexibility to assign either combinatorial or registered output, in either active high or active low mode, to each output pin. In addition, the feedback path can be programmed independently of the output to be either combinatorial, registered, or I/O. Other advantages include: 100% generic testing (all devices are 100% tested at the factory). The device can be erased with ultraviolet light. Design changes are no longer costly, nor is there a need for post programming testing.

Programming the EP310 is accomplished with the use of Altera's A+PLUS development software which supports four different design entry methods. Once the circuit has been entered, the A+PLUS software performs automatic translation into logical equations, boolean minimization, and design fitting directly into an EP310.

2



REV. 6.0

FUNCTIONAL DESCRIPTION

A block diagram of the EP310, along with logic diagrams of the I/O Architecture Control function and the Logic Array Macrocell are shown in figures 2 and 3. The EP310 is organized in the familiar sum-of-products format with a total of 74 product terms and 36 input lines.

At each intersecting point in the logic array, there exists an EPROM type programmable connection. Initially, all connections are made. This means that both the true and complement of all inputs are connected to each product term. Connections are opened during the programming process. Therefore any product term can be connected to the true or complement of any input. When both the true and complement connection of any input are left intact, a logical false results on the output of the AND gate. If both the true and complement connections of any input are programmed open, then a logical "don't care" results for that input. If all inputs for a product term are programmed open, then a logical true results on the output of the AND gate.

A dramatic improvement in the flexibility of programmable logic is achieved in the ALTERA EP310 through programmable I/O architecture. Each output can be combinatorial (i.e. direct output of the OR gate) or registered (i.e. output through a D type flip-flop). Both types of output can also be inverted. Independent of the output mode, the feedback can be programmed to be combinatorial, registered, I/O (i.e. directly from the pin), or none. These features enable the user to optimize the device for precise application requirements.


To improve functionality, the ALTERA EP310 has additional Synchronous Preset and Asynchronous Clear product terms. These terms are connected to all D-type Flip-Flops. When the Synchronous Preset product term is asserted (HIGH), the output register will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Clear product term is asserted (HIGH), the output register will immediately be loaded with a LOW (independent of the clock). An Asynchronous Clear overrides a Synchronous Preset requirement. On power-up, the EP310 performs the Clear function automatically.

The EP310 is manufactured using a CMOS EPROM process. This advanced process, along with built in test features, allows 100% pre-test of each programmable connection at the factory.

DESIGN SECURITY

The EP310 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.


Figure 2. EP310 Macrocell



Note:  I/O Pin in which Logic Array input is from feedback path

This diagram shows one of the eight Macrocells within the EP310.

Figure 3. EP310 Block Diagram



2

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V_{PP}	Programming supply voltage		-2.0	13.5	V
V_I	DC INPUT voltage		-2.0	7.0	V
I_{MAX}	DC V_{CC} or GND current		-80	+80	mA
I_{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P_D	Power dissipation			320	mW
T_{STG}	Storage temperature	No bias	-65	+150	°C
T_{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply Voltage	note (5)	4.75 (4.5)	5.25 (5.5)	V
V_I	INPUT voltage		0	V_{CC}	V
V_O	OUTPUT voltage		0	V_{CC}	V
T_A	Operating temperature	For Commercial	0	70	°C
T_A	Operating temperature	For Industrial	-40	85	°C
T_C	Case temperature	For Military	-55	125	°C
T_R	INPUT rise time			500	ns
T_F	INPUT fall time			500	ns

DC OPERATING CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ\text{C}$ to 85°C for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ\text{C}$ to 125°C for Military)*
 Note (1) and (5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	HIGH level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	LOW level input voltage		-0.3		0.8	V
V_{OH}	HIGH level TTL output voltage	$I_{OH} = -4\text{mA DC}$	2.4			V
V_{OH}	HIGH level CMOS output voltage	$I_{OH} = -2\text{mA DC}$	3.84			V
V_{OL}	LOW level output voltage	$I_{OL} = 4\text{mA DC}$			0.45	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	-10		+10	μA
I_{OZ}	3-state output off-state current	$V_O = V_{CC}$ or GND	-10		+10	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC}$ or GND No load		15	30 (35)	mA
I_{CC3}	V_{CC} supply current (active)	$V_I = V_{CC}$ or GND No load, $f = 1.0\text{ MHz}$ note (6)		16	40	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$ $f = 1.0\text{ MHz}$		12	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$ $f = 1.0\text{ MHz}$		12	pF
C_{CLK}	Clock Pin Capacitance	$V_{IN} = 0V$ $f = 1.0\text{ MHz}$		12	pF

AC CHARACTERISTICS

EP310, EP310-2, EP310-3

EP310

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military)*

SYMBOL	PARAMETER	CONDITIONS	EP310-2		EP310-3		EP310		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{PD1}	Input to non-registered output	$C_1 = 30pF$		35		40		50	ns
t_{PD2}	I/O input to non-registered output			37		42		52	ns
t_{PZX}	Input to output enable			35		40		50	ns
t_{PXZ}	Input to output disable	$C_1 = 5pF$ note (2)		35		40		50	ns
t_{CLR}	Asynchronous output clear time	$C_1 = 30pF$		45		50		55	ns
t_{i0}	I/O input buffer delay			2		2		2	ns

SYNCHRONOUS CLOCK MODE

SYMBOL	PARAMETER	CONDITIONS	EP310-2		EP310-3		EP310		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{MAX}	Maximum frequency	note (7)	35.7		33.3		31.3		MHz
t_{SU}	Input setup time		28		30		32		ns
t_H	Input hold time		0		0		0		ns
t_{CH}	Clock high time		14		15		16		ns
t_{CL}	Clock low time		14		15		16		ns
t_{CO1}	Clock to output delay			22		24		28	ns
t_{CNT}	Minimum clock period (register output feedback to register input - internal path)	note (6)		33		37		42	ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (6)	30.3		27.0		23.8		MHz
t_{SET}	Synchronous preset input or I/O input set-up time		28		31		35		ns

Notes:

- Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
- Sample tested only for an output change of 500mV.
- Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
- Capacitance measured at $25^\circ C$. Sample tested only. Pin 11, (used for programming), has capacitance of 50 pf max.
- Figures in () pertain to military and industrial temperature version.
- Measured with device programmed as 8-Bit Counter.
- The f_{MAX} values shown represent the highest frequency for pipelined data.

GRADE	AVAILABILITY	
Commercial ($0^\circ C$ to $70^\circ C$)	EP310-2	EP310-3 EP310
Industrial ($-40^\circ C$ to $85^\circ C$)	EP310	
Military ($-55^\circ C$ to $125^\circ C$)	EP310	

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

Figure 4. Output Drive Currents





Figure 5. Switching Waveforms

COMBINATORIAL MODE



SYNCHRONOUS CLOCK MODE






Figure 6. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

Figure 7. I_{CC} vs. F_{MAX}



FEATURES

- Bus I/O — Register Intensive (BUSTER) EPLD.
- Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral Functions.
- Byte-Wide Microprocessor Bus Port with Programmable Control for use with 8, 16 and 32-bit MPUs at up to 25MHz Clock Rate.
- Dual Byte-Wide Input and Output Registers for Fully Buffered Microprocessor Interfacing.
- 20 General Purpose Macrocells Featuring: Programmable Flip-Flop Type (D/T/JK/SR) Programmable Clocking Dual Feedback for Implementing Buried Registers Without Wasting I/O pins.
- 7 Control Macrocells for User-Defined Microprocessor Interface Control.
- Enhanced Drive Capability of 24mA for Direct Connection from Bus Port to External Bus.
- Efficient Design Entry using TTL SSI and MSI Macrofunctions with the Altera Programmable Logic User Software (A+PLUS).
- Packaged in 40 Pin Dual-In-Line (Plastic/Cerdip) as well as 44 Lead JLC or PLCC Chip Carriers.


GENERAL DESCRIPTION

The Altera EPB1400 is a user-configurable microprocessor peripheral device. Based on a Bus I/O-Register intensive (BUSTER) architecture, the device is a function-specific Erasable Programmable Logic Device (EPLD) tailored for the design of custom microprocessor peripheral applications.

A typical application environment for the EPB1400 is shown in Figure 1. The unique architecture and high integration density of the EPB1400 yields significant reduction in PC board real estate as well as critical speed enhancement. Integrating control and peripheral functions allows for the replacement of multiple MSI/SSI TTL packages and permits zero wait-state operation with 25 MHz processors. The EPB1400 contains a byte-wide I/O port which may interface to an 8-bit microprocessor directly, or to 16 and 32-bit devices operating in the 8-bit peripheral mode. Multiple EPB1400 devices may be operated in parallel when full 16 or 32-bit I/O is required.

The EPB1400 differs from general purpose programmable logic devices by the addition of specialized interface functions around a state-of-the-art user-configurable logic core. The result is a highly-integrated, user-programmable solution for custom peripheral functions (see Figure 2). Key elements include two byte-wide input functions which may be configured as transparent latches or edge-triggered registers (similar to 74373 or 74377, CMOS or TTL) and two byte-wide output latches (similar to 74373). (Hereafter, the input functions will simply be referred to as input registers.) These byte-wide functions may be used for buffering data from and to the EPB1400 internal bus. Communication to an external bus is provided by an 8-bit bus transceiver (similar to 74245). Enhanced drive capability on the transceiver ports (24mA) allows direct connection to the external bus. Read/Write control for all microprocessor interface functions is provided by two strobe pins and by seven Control Macrocells. These Control Macrocells permit user-defined logic functions to act as control inputs for each of the I/O buffer registers as well as the bus port transceiver. As a result, the EPB1400 may be customized to meet the requirements of any microprocessor bus (e.g., 68020, 80386, 80286, MIL1750A, Z80, etc.)

CONNECTION DIAGRAM



In addition to Control Macrocells, the EPB1400 also contains 20 General Purpose Logic Macrocells for implementation of sequential and combinatorial logic functions such as address decoding, interrupt logic and state machines. Each of the General Purpose Macrocells may be configured on an individual basis. Macrocell features such as Dual Feedback, Programmable Flip-flops and Programmable Clocks guarantee maximum pin utility and design flexibility. User-defined logic within a macrocell may be sent directly to an I/O pin or fed back for use by other macrocells. In addition, macrocell feedback may access the EPB1400 internal bus via the I/O buffer registers.

Designing with the EPB1400 is straightforward. Designs may be entered as a mixture of TTL schematics (LogiCaps Schematic Capture and the associated TTL Library, PLSLIB-TTL), state machine files (Altera State Machine Entry, PLSME) and traditional Boolean equations (created with any standard text editor). Once entered, designs are automatically compiled by the Altera Programmable Logic User Software (A+PLUS). The A+PLUS design processor performs complete logic minimization, device fitting and report generation. Within minutes, a standard JEDEC programming file is generated for use in simulation (Altera Functional Simulator, PLFSIM) as well as device programming operations. This integrated design cycle allows designs to be conceived, prototyped, and iterated easily and efficiently.

The EPB1400 utilizes a 1 micron CMOS EPROM technology. User-defined logic functions and architectural configurations are constructed by selectively programming EPROM cells within the device. The EPROM technology guarantees 100% programming yield to the end user due to Generic Testability: all devices are tested 100% at the factory before shipment. Ultraviolet erasable devices enable design iterations to be performed rapidly without additional expense. For volume production needs, plastic One-Time-Programmable (OTP) versions are available.

FUNCTIONAL DESCRIPTION

The EPB1400 has 8 dedicated input pins, 20 I/O pins and 8 bus port pins. The EPB1400 is housed in 40 pin DIP or 44 pin J-lead, surface mount packages.

The EPB1400 detailed block diagram is shown in Figure 3. It contains two key functional blocks, the Microprocessor Interface Block and the Programmable Logic Core Block. Control Macrocells within the Microprocessor Interface Block provide custom control interface to any microprocessor. Of the 8 dedicated input pins, 4 may also be used as strobe inputs to the byte-wide elements in the Microprocessor Interface Block. These byte-wide elements include 2 input buffer registers, 2 output latches and a bus port transceiver. All byte-wide elements communicate via the internal bus.





Figure 2. EPB1400 Basic Block Diagram




The Programmable Logic Core Block accepts general purpose logic functions related to microprocessor peripheral applications. These may include address decoding, frequency division, parallel/serial data conversions and state machine functions. The Programmable Logic Core contains 20 General Purpose Macrocells. The inputs to these macrocells come from an 80-input logic array consisting of 64 inputs from a Global Interconnect Access (GIA) and 16 feedback signals from input registers within the Microprocessor Interface Block. All macrocells contain programmable options that may be accessed on an individual macrocell basis. These include Dual Feedback, Programmable Flip-flops and Programmable Clocks. All macrocells may be buried internally while associated I/O pins are used as input pins. In addition to feeding the GIA, Macrocell feedback signals may also act as inputs to the input registers and output latches within the Microprocessor Interface Block.

MICROPROCESSOR INTERFACE

BLOCK

The architecture of the EPB1400 Microprocessor Interface Block provides fast and efficient access to any microprocessor bus. An 8-bit internal bus is used to connect five byte-wide elements within the Microprocessor Interface Block. These five elements consist of two input buffer registers, two output latches, and a bus port transceiver. Control signals for each byte-wide element are derived within the Control Macrocells on each side. As a result, user-defined logic functions may be used for control of the I/O buffer registers and bus port transceiver.

Figure 3. EPB1400 Detailed Block Diagram



CONTROL MACROCELLS

Figure 4 shows the AND-OR-INVERT structure within each of the seven Control Macrocells. The three Control Macrocells on Side 1 provide control inputs for the buffer registers located on Side 1. The control inputs generated are Write Enable (WE) of the input register, and Output Latch Enable (OLE) and Read Enable (RE) of the output latch. User-defined logic within these Control Macrocells may be a function of any signals within the 80-input Control Array; 16 of these array signals come from the true and complement of the 8 buffered outputs from the input register (Q and /Q), the remaining 64 array signals are contained within the GIA of the EPB1400. Signals within the GIA originate from feedback signals generated by macrocells within the Programmable Logic Core Block as well as signals from input pins to the device.

The four Control Macrocells on Side 2 generate control inputs for the microprocessor interface elements on Side 2. These control inputs are the Write Enable (WE) of the input register, Output Latch Enable (OLE) and Read Enable (RE) of the output latch, and port Output Enable (OE) of the bus port transceiver. User-defined logic within these Control Macrocells may be a function of any signals within the 80-input Control Array, which consists of true and complement feedback signals from the buffered outputs of the input register on the same side (16) as well as signals in the GIA (64).

In situations where minimum skew is desired, the Control Macrocells may be augmented. In this case, fast strobing comes from dedicated input pins of the EPB1400. Pin 25 (/CWS) and Pin 36 (/CRS) provide a fast write strobe and a fast read strobe for the input registers, output latches and bus transceiver port. In addition, Pins 14 and 7 (CLK1 and CLK2) may act as fast clocks for the output latches.

INTERNAL BUS


The 8-bit internal bus forms a highway for communication between the input registers, output latches, and the transceiver port. During normal operation, data passes from the transceiver port to the input register, or from the output latch through the transceiver to the external bus. Data from an output latch may also feed the input register. On-chip bus arbitration circuitry resolves bus contention.

MICROPROCESSOR INTERFACE

FUNCTIONS

The Microprocessor Interface Block is equipped with 2 input registers, 2 output registers and the

bus port transceiver. Customized peripheral functions are made possible by user-configurable options within these elements. For example, an input register may be configured as an edge-triggered register or as a flow-through latch. Data inputs for the input register may come from a set of input pins or from data off the internal bus. Read, write and output control inputs for each byte-wide element may come from user-defined logic functions in a Control Macrocell as well as pin strobes.




The Microprocessor Interface Functions shown in Figure 5 provide access to the different configurations for the input registers, output latches and bus port transceiver. Definitions for each function are given in Table 1.


During the design entry phase, the Microprocessor Interface Functions are accessed via functions represented by the graphic symbols shown in Figure 5. These 8 functions, along with over 100 standard SSI/MSI functions, are contained in the Altera TTL MacroFunction Library. All functions within this library may be used with the EPB1400.

Complete function tables as well as timing waveforms for each Microprocessor Interface Function are given in Figure 15A through Figure 15F. A brief description with design guidelines follows.

Figure 5. EPB1400 Microprocessor Interface Functions



INPUT REGISTERS



INPUT LATCHES

OUTPUT LATCH

BUS PORT TRANSCEIVER

Table 1.

R = REGISTERED (edge-triggered)
L = LATCH (flow-through)

RINP8	8-Bit Input Register(74377) Input from External Pins
RBUSI	8-Bit Input Register(74377) Input from Internal Bus
RINP8_A	8-Bit Input Register(74377) Input from External Pins No Write Strobe (WS)
RBUSI_A	8-Bit Input Register(74377) Input from Internal Bus No Write Strobe (WS)
LINP8	8-Bit Input Latch(74373) Input from External Pins
LBUSI	8-Bit Input Latch(74373) Input from Internal Bus
LBUSO	8-Bit Output Latch(74373) Output to Internal Bus
BUSX	Bus Transceiver(74245) Output to Bus Port Input to Internal Bus

INPUT REGISTERS/LATCHES

RINP8 and RBUSI are edge-triggered input registers similar to the 74377. Fast pin strobing is implemented by connecting the /WS input of the function to the /CWS input pin. The WE control input to the function comes from a user-defined logic function (i.e. a Control Macrocell) and acts as a clock enable input to the registers. I/O pins are the data source for the RINP8 function, while the internal bus is the data source for RBUSI.

Truth tables for the RINP8 and RBUSI functions are shown in Figures 15A and 15B.

RINP8_A and RBUSI_A are also edge-triggered input registers based on the 74377 (similar to RINP8 and RBUSI). No pin strobes are used. Clocking is based solely on the WE control input, which is derived from a user-defined logic function. Triggering occurs on the rising edge of the WE signal. I/O pins are the source for the RINP8_A function, while the internal bus is the source for RBUSI_A.

Truth tables for the RINP8_A and RBUSI_A functions may be derived from Figures 15A and 15B for cases where /WS is not connected. (/WS=NC)

LINP8 and LBUSI are flow-through input latches similar to the 74373. Fast pin strobing is achieved by connecting the /WS control input of the function to the /CWS input pin. If pin strobing is not desired, the /WS control input is connected to an internal ground source. The WE control input of the function comes from a Control Macrocell. These latches pass data when /WS is low and WE is high. I/O pins are the source for the LINP8 function, while the internal bus is the source for LBUSI.

Truth tables for the LINP8 and LBUSI functions are shown in Figures 15C and 15D.

DESIGN GUIDELINES FOR INPUT REGISTERS

The /CWS input pin may always be used as a general purpose input to the GIA. When the /CWS pin is used as a strobe to one input register, then it must also be used as a strobe by the other input register.

When an input register configuration is chosen that uses I/O pins as the data source (RINP8, RINP8_A, or LINP8), the designer may select one of two sets of I/O pins to be used as the D0-D7 inputs for that input register. The two sets of I/O pins are IOB1_0 through IOB1_7 and IOB2_0 through IOB2_7 (see pin connection diagram for pin numbers). If both input registers are configured to have I/O pins as sources, then both sets of I/O pins will be used in that manner. When the designer does not specify which set of I/O pins should be used for a given input register, the A+PLUS software will automatically fit the design, providing complete placement of resources based on circuit interconnectivity. If the input register is placed on Side 1 of the Microprocessor Interface Block, then IOB1_0 through IOB1_7 will directly feed D0-D7 of the input register. For Side 2, IOB2_0 through IOB2_7 will be used.

OUTPUT LATCHES

LBUSO is a flow-through output latch similar to the 74373. The latch enable is based on an AND function of two control inputs, the latch Clock (CLK) and the Output Latch Enable (OLE). Fast pin strobing is implemented by connecting the CLK input of the function to the CLK1 or CLK2 pin. When the CLK input is left unconnected, it is defaulted to an internal VCC source. The OLE input to the function is used to enable the CLK input. OLE is derived from a Control Macrocell. If pin strobing is not used for the CLK input, then the OLE input provides complete latch control.

Output control of LBUSO is an AND function of two signals, the complement of an active-low Read Strobe (complement of /RS), and Read Enable (RE). The /RS is active when pin strobing is used on the bus port transceiver (BUSX). In this case, the /RS control input of the BUSX function is connected to the /CRS pin. Under these conditions, the RE input to the AND gate of LBUSO acts as an enable signal for the /RS signal. The RE input is derived from a Control Macrocell. When the bus port transceiver does not use pin strobing, the /RS signal defaults to an internal ground connection. Under these conditions, the RE control input to LBUSO has complete control over the output enable function for the output latch.

A truth table of the LBUSO function is shown in Figure 15E.

DESIGN GUIDELINES FOR OUTPUT LATCHES

When the CLK control input of one output latch is used for pin strobing from the CLK1 pin and the remaining output latch uses pin strobing, then the CLK control input of the remaining output latch must be connected to the CLK2 pin. Whenever pin strobes are not used, the CLK control input of the output latch defaults to an internal VCC connection. The CLK1 and CLK2 input pins may always be used as general purpose inputs to the GIA. In addition, the CLK1 and CLK2 pins may be used as clock signals for the General Purpose Macrocells on Side 1 and Side 2, respectively.

The /RS control input is common among both output latches and the bus port transceiver. When pin strobing is used, the /RS control input must be connected to the /CRS pin. Like other pin strobes, the /CRS input pin may always be used as a general purpose input to the GIA. OLE and RE come from Control Macrocells and are independent of other control functions.

The RE input to LBUSO may affect the RE input to BUSX (bus transceiver). For possible implications, please see Design Guidelines for Bus Port Transceiver.

The data source of an output latch is determined by the connections to the D0-D7 inputs of the output latch. As shown in Figure 3, the D0-D7 connections come from one of two possible sources: 1) internal (buried) feedback from a group of General Purpose Macrocells (Bus I/O type) within the Programmable Logic Core Block, or 2) external (from the I/O pin) feedback from the same set of macrocells. In addition to choosing internal or external macrocell feedback, the designer may specify which group of Bus I/O Macrocells should be fed to an output latch. If the group of Bus I/O Macrocells is on Side 1 of the EPB1400, then the D0 to D7 inputs to the output latch will come from feedback signals derived in Macrocell 10 to Macrocell 3, respectively. Similarly, Macrocell 18 through Macrocell 11 are used when Side 2 is specified. These macrocells are called Bus I/O Macrocells because their feedback signals are routed on buses to byte-wide elements within the Microprocessor Interface Block. If no specifications are made, A+PLUS software invokes its automatic fitting algorithm to fit the design.

BUS PORT TRANSCEIVER

BUSX is similar to the 74245 bi-directional bus transceiver. Directional control over the transceiver is achieved by logic functions that are based on control inputs to the BUSX function. A three-input AND gate enables data from the internal bus to pass to the external port. Inputs to this AND gate consist of the following control signals: 1) an active-low Read Strobe (/RS); 2) an Output Enable signal (OE); and 3) a Read Enable input (RE). The /RS control input to the BUSX function is connected to the /CRS pin for pin strobing. Otherwise,

the unconnected /RS control input defaults to an internal ground connection. The OE control input is derived within a Control Macrocell. The RE signal is the logical OR of the RE inputs related to the LBUSO output latch functions used in the design. When /RS, OE and RE take on the logic levels Low, High and High respectively (a read operation), data will be passed from the internal bus to the external microprocessor bus.

A two-input NAND gate controls data transmission from the external microprocessor bus to the internal bus of the EPB1400. The control inputs to this NAND gate are /RS and RE. When /RS is at a high logic level or RE is at a low logic level (no read operation), then data from the external bus port will be transferred to the internal bus.

A truth table for the BUSX function is shown in Figure 15F.

DESIGN GUIDELINES FOR BUS PORT TRANSCEIVER

In order to guarantee proper Read operation and avoid bus contention, the RE input to the bus port transceiver cannot be connected directly to the BUSX function. Instead, the RE input to BUSX is the logical OR function of the RE inputs on LBUSO functions. This avoids simultaneous transfer of data to the internal bus by both the bus transceiver and either output latch.

PROGRAMMABLE LOGIC CORE

Figure 3 details the Programmable Logic Core Block. General Purpose Macrocells allow the implementation of user-defined mixes of combinatorial and sequential logic functions such as address decoding, interrupt logic and state machines.


GENERAL PURPOSE MACROCELLS

A total of 20 General Purpose Macrocells, 10 located on each side, are contained within the Programmable Logic Core Block. All General Purpose Macrocells are fed by an 80-input logic array; 64 of the array signals come from the GIA while the remaining 16 come from an input register within the Microprocessor Interface Block. The 64 array signals from the GIA are comprised of the true and complement form of all dedicated input pins (16), all General Purpose Macrocell internal feedback signals (40) and all external Generic I/O Macrocell feedback signals (8). As a result, each product term is equivalent to an 80-input AND gate.

Within each group of General Purpose Macrocells, there are two types of macrocells, Generic I/O and Bus I/O. Each side has 2 Generic I/O Macrocells and 8 Bus I/O Macrocells. Figure 6A shows the composition of the Generic I/O Macrocell. Figure 6B shows the Bus I/O Macrocell.

Common features among the Generic I/O and Bus I/O Macrocells include programmable flip-flop

Figure 6A, 6B. General Purpose Macrocell Architecture



(A) Generic I/O Type

(B) Bus I/O Type

options, programmable clock/OE options and programmable register clear functions. Both macrocell types may be configured as D,T,JK or SR flipflops. Flip-flop selection may be bypassed for purely combinational outputs. The programmable clock feature allows selection of either a dedicated clock pin (CLK1 or CLK2) or a user-defined logic function to clock the macrocell flip-flop. The logic resources allocated for this user-definable clock signal accommodate up to 2 product terms with optional inversion control. This function is shared by the output enable (OE) function of the macrocell. As a result, if either CLK1 or CLK2 is used to clock the flip-flop, then the 2 product term logic network is used for the programmable OE function. Conversely, when the 2 product term network is used for clocking of the flip-flop, then OE must be attached to either VCC or GND, corresponding to a permanently enabled output or a buried register. One independent product term is used to perform an asynchronous clear function on the flip-flop. When the Clear product term goes to a high level, the Q output of the macrocell goes to a low level, independent of the flip-flop clock.

Both types of macrocells also contain a dual feedback feature. Dual Feedback allows a macrocell to be used internally for buried functions while the associated macrocell pin is used as an input pin. The distinction between Generic I/O and Bus I/O Macrocells is related to the destination

of these dual feedback signals.

The 4 Generic I/O Macrocells (2 on each side) contain internal and external feedback to the GIA. They are not used as direct data inputs to byte-wide resources in the Microprocessor Interface Block. However, the 16 Bus I/O Macrocells (8 on each side) contain feedback that can act as inputs to the GIA and byte-wide inputs to the Microprocessor Interface Block. The diagram in Figure 6B shows that the designer has the option to choose between internal feedback or external feedback from Bus I/O Macrocells via a Feedback Select Mux. Once chosen, the feedback signals may act as inputs to the GIA as well as the D0 to D7 inputs for the output latch on the same side as the Bus I/O Macrocells. In addition, the external feedbacks (pins IOB1_0 through IOB1_7 or pins IOB2_0 through IOB2_7) may act as the D0 through D7 inputs to the input register on the same side.

ADDITIONAL BURIED REGISTERS

Applications which do not employ both input registers or both output latches in the Microprocessor Interface Block may use the unused elements as buried registers. The 8-bit internal data bus transports data from the output latches to input registers. The input registers pass bytes of data which are accessed in true and complement form by Control Macrocells and General Purpose

Macrocells. Applications which do not use any of the input or output latches can tap up to 32 additional buried register bits. Control over these additional buried registers is maintained through the use of independently programmable Control Macrocells.

Pipelining operations are also made possible. Single stage pipelining uses either a vacant input register or vacant output latch as an 8-bit buried register. For double stage pipelining, data may be clocked in both the output latch and input register, each of which may be converted to an 8-bit buried latch or register.

The bus port transceiver can be transformed into 8 additional input pins. In normal use, the port transceiver passes data from an external port to the internal bus where it may feed the input registers in the Microprocessor Interface Block. Therefore, data can be taken from the 8 port pins (PORT0-PORT7), pass through a flow-through latch, and ultimately access logic arrays used by Control Macrocells and General Purpose Macrocells.

EPB1400 DESIGN SUPPORT —

A+PLUS

Complete CAE/CAD support for EPB1400 designs is provided through Altera Programmable Logic User Software (A+PLUS). This provides a PC-based development environment which permits a variety of design entry options, performs automatic logic minimization and design fitting, and produces an object code device programming file. In addition, functional verification of designs is possible through the use of simulation tools.

EPB1400 designs may be entered using schematic capture, state machine entry or traditional Boolean equation entry formats. A mixture of these input mechanisms is accepted by the A+PLUS design processor.

The Altera LogiCaps Schematic Capture package provides an efficient and simple to use entry method for design of the EPB1400. Macrofunction libraries access over 100 popular TTL SSI/MSI functions as well as the 8 microprocessor interface functions shown in Figure 5. LogiCaps features 10 levels of zoom, split-screen capability, real-time orthogonal rubberbanding, user-definable macro definition with optional tail-end recursion, bus and multi-page support.

Designs may also be entered using a high level state machine input language. This format uses IF_THEN_ELSE constructs as well as a mixture of truth tables and Boolean expressions.

Design processing is automatic. The A+PLUS design processor performs macrofunction reduction and decomposition (MacroMunching), complete logic minimization, and design fitting. The design processor consists of translator, minimizer, and fitter modules. The Translator performs design

rule checking for logical consistency and completeness. The Minimizer uses artificial intelligence techniques that allow for complete logic reduction, resulting in full optimization of EPLD resources. The Fitter matches the design requirements with the EPLD resources, then intelligently assigns pin numbers which satisfy all internal connections. The end result is an industry standard JEDEC file which can act as an input to simulation software for complete functional verification of the design. Once simulation is complete, the JEDEC file is used to program the EPB1400 with programming software and hardware available to support all Altera development system options.

CALCULATING DELAY PATHS

A timing model for the Programmable Logic Core Block is shown in Figure 7 and associated waveforms are shown in Figure 8. Timing of external paths is given in Figure 9. Additional parametric relationships are shown in Figures 10A and 10B as well as in Figures 11A and 11B. Delay paths related to the Microprocessor Interface Functions are shown in Figure 15A through Figure 15F.

To calculate path delays within the Programmable Logic Core Block, begin at the start of the path in Figure 7 and follow the path to its completion, summing the delay of each block traversed by the path. For example, Figure 10A calculates the delay from input to combinatorial output (T_{PD}). T_{PD} is obtained by starting at the input pin, traversing the logic array, and exiting from the output pin. From this path, T_{PD} becomes the sum of the input delay (t_{IN}), the logic array delay (t_{LAD}) and the output delay (t_{OD}). Parameters related to registers are not taken into account for a combinatorial function. Figure 10B shows the calculation of T_{CNT} .

Delay paths that traverse the Microprocessor Interface Block must use the delay components noted in Figure 15A through Figure 15F. The sample calculation in Figure 11A shows the delay necessary to read data from an output latch into the bus port after the /CRS signal (T_{RSD}).

Delay paths that involve both the Microprocessor Interface Block and the Programmable Logic Core Block may also be calculated. The calculation in Figure 11B determines the delay necessary to write data to the input register (based on the /CWS strobe), then have that data appear on a combinatorial output.

FUNCTIONAL TESTING

Functional and parametric operation of the EPB1400 is guaranteed through complete testing of each programmable EPROM bit and all internal logic elements, thus ensuring 100% programming yield. The erasable nature of the EPB1400 allows test program patterns to be used and then erased.

Figure 7. Programmable Logic Core Block Delay Paths





Figure 8. Switching Waveforms



ABSOLUTE MAXIMUM RATINGS**COMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES**

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-550	+550	mA
I _{OUT}	DC OUTPUT current, per I/O pin		-25	+25	mA
I _{OUT}	DC OUTPUT current, per Bus Port pin		-50	+50	mA
P _D	Power dissipation			2500	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note(8)	4.75(4.5)	5.25(5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Operating temperature	For Military	-55	125	°C
T _R	INPUT rise time	note (6)		250	ns
T _F	INPUT fall time	note (6)		250	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial)(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military)*

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OIH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OHH}	HIGH level CMOS output voltage	I _{OH} = -2mA DC	3.84			V
V _{OIH}	HIGH level TTL output voltage (Bus Port)	I _{OH} = -4mA DC	2.4			V
V _{OL}	LOW level output voltage	I _{OL} = 4mA DC			0.50	V
V _{OL}	LOW level output voltage (Bus Port)	I _{OL} = 24mA DC			0.50	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-10		+10	μA
I _{CC3}	V _{CC} supply current	V _I = V _{CC} or GND No load, f = 1.0MHz note (5)		70	100	mA

CAPACITANCE

Note (4)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{PORT}	Bus Port Pin Capacitance	V _{OUT} = 0V f = 1.0 MHz		15	pF
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		15	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		15	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz		15	pF

AC CHARACTERISTICS

EPB1400-2, EPB1400

(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial)(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial)(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military)*

SYMBOL	PARAMETER	CONDITIONS	EPB1400-2		EPB1400		UNIT
			MIN	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	note (7)	40.0		31.2		MHz
t _{IN}	Input pad and buffer delay			4		5	ns
t _{IO}	I/O input pad and buffer delay			5		7	ns
t _{LAD}	Logic Array delay			20		25	ns
t _{CAD}	Control Array delay			16		18	ns
t _{OD}	Output buffer and pad delay	C ₁ = 35pF (Fig 12)		11		15	ns
t _{ZX}	Output buffer enable			15		20	ns
t _{XZ}	Output buffer disable	C ₁ = 5pF note (2)		15		20	ns
t _{SU}	Register set-up time		10		12		ns
t _{HS}	Register hold time (system clock)		0		0		ns
t _H	Register hold time		10		12		ns
t _{CH}	Clock high time		12		16		ns
t _{CL}	Clock low time		12		16		ns
t _{IC}	Clock delay			20		25	ns
t _{ICS}	System clock delay			5		5	ns
t _{FD}	Feedback delay			3		4	ns
t _{CLR}	Register clear time			25		30	ns
t _{CNT}	Minimum clock period (register output feedback to register input-internal data)			33		40	ns
f _{CNT}	Internal maximum frequency (1/t _{CNT})	note (5)	30.3		25.0		MHz

Notes:

- Typical values are for T_A = 25°C, V_{CC} = 5V
- Sample tested only for an output change of 500mV.
- Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20ns.
- Capacitance measured at 25°C. Sample tested only. Clock pin capacitance for dedicated clock inputs only. Pin 13, (high voltage pin during programming), has capacitance of 50 pF max.
- Measured with device programmed as a 20 bit counter.
- Clock t_r, t_f = 25ns, 10ns for industrial and military versions.
- The f_{MAX} values shown represent the highest frequency for pipe-lined data.
- Figures in () pertain to military and industrial temperature versions.

GRADE	AVAILABILITY
Commercial (0°C to 70°C)	EPB1400-2 EPB1400
Industrial (-40°C to 85°C)	EPB1400
Military (-55°C to 125°C)	EPB1400

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

Figure 9. External Timing Paths

SYMBOL	PARAMETER	CONDITIONS	EPB1400-2		EPB1400		UNIT
			MIN	MAX	MIN	MAX	
t _{WSQ}	/CWS to input register output valid			10		14	ns
t _{WSD}	Bus port to /CWS setup		3		5		ns
t _{WSH}	Bus port to /CWS hold		0		0		ns
t _{RSQ}	/CRS to bus port valid			20		30	ns
t _{SOV}	CLK1 or CLK2 to bus port valid	C ₁ = 100pF		25		35	ns
t _{PD}	Input to non-registered output	C ₁ = 35pF		35		45	ns
t _{CO1}	CLK1 or CLK2 to output			20		25	ns

Switching Waveforms




Figure 10A, 10B. Parametric Relationships within Programmable Logic Core Block






Figure 11A, 11B. Parametric Relationships within the Microprocessor Interface Block




This ability to perform application-independent, general purpose tests is called Generic Testing and is unique to erasable, user-configurable logic devices. Non-windowed, OTP versions of the EPB1400 combine erasable testing cycles at the wafer level with special on-chip test circuitry, used after packaging, to achieve 100% programming yield.

DESIGN SECURITY

The EPB1400 contains a programmable design security feature that controls access to data programmed into the device. If this programmable feature is used, the custom pattern in the device is free from interrogation or reverse engineering since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

Figure 12. AC Test Conditions




Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity. Bus port measurements should use R_1 and R_2 values of 159Ω and 118Ω, respectively, with $C_1 = 100\text{pF}$.

PROGRAM ERASURE

Erasure of the programmed connections in the EPB1400 begins to occur on exposure to light wavelengths shorter than 4000 Angstroms. Note that sunlight and certain fluorescent lighting can erase a programmed EPB1400 since they have wavelengths in the range of 3000 to 4000 Angstroms. Constant exposure to room level fluorescent lighting could erase an EPB1400 in approximately 3 years. Direct sunlight could cause erasure in approximately 1 week. If the EPB1400 is to be exposed to these conditions for extended

Figure 13. I_{CC} vs F_{MAX}



periods of time, an opaque label should be placed over the window.


The recommended erase procedure for the EPB1400 is exposure to shortwave ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for erasure should be a minimum of 30Wsec/cm². The erasure time with this dosage is approximately 45 minutes using an ultraviolet lamp with a 12000 $\mu\text{W}/\text{cm}^2$ power rating. The EPB1400 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated exposure dose for an EPB1400 without damage is 7000 Wsec/cm². This is approximately one week at 12000 $\mu\text{W}/\text{cm}^2$. Exposure of the EPB1400 to high intensity UV light for long periods of time may cause permanent damage.

The EPB1400 may be erased and re-programmed as many times as needed using the recommended erasure exposure levels.

LATCH-UP & ESD PROTECTION

EPB1400 input, I/O, and clock pins have been designed to resist electro-static discharge (ESD) and latch-up damage. Each of the EPB1400 pins will withstand voltage energy levels exceeding those specified by MIL STD 883C. EPB1400 pins will not latch-up for input voltages between -1V to $V_{CC}+1\text{V}$ with currents up to 100mA. During transitions the inputs may undershoot to -2.0V for periods less than 20ns. Additionally, the programming pin is designed to resist latch-up to the 13.5V maximum device limit.

Figure 14. Output Drive Currents



DESIGN RECOMMENDATIONS

Operation of devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The EPB1400 contains circuitry to protect inputs against high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

For proper operation, it is recommended that an opaque labels be placed over the device window. Input and output pins must be constrained to the range $GND < (V_{IN} \text{ or } V_{OUT}) < V_{CC}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{CC} or GND). Each set of V_{CC} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least .2 μ F must be connected between V_{CC} and GND . For the most effective decoupling, connect one capacitor between each set of V_{CC} and GND pins, directly at the device.

PACKAGE OUTLINES

Package outlines for the EPB1400 40 Pin DIP and 44 Pin JLCC/PLCC packages are shown in the Altera 1987 Databook, pages 4-17 and 4-18.

DEVELOPMENT SYSTEM

REQUIREMENTS

The recommended development environment for design of the EPB1400 is the Altera PLCAD-SUPREME EPLD Development System. PLCAD-SUPREME includes all modules within the A+PLUS Software (version 5.0 or later release required for support of the EPB1400) as well as the LogiCaps Schematic Capture Package, macrofunction libraries, a functional simulator, a master programming module and selected adapters. In addition, a PLED1400 or PLEJ1400 device adapter must be purchased to support the EPB1400 device. For more information concerning development systems, please contact Altera Corporation.

The recommended system requirements for the Altera PLCAD-SUPREME Development System are as follows:


- IBM AT, PS/2 or compatible computers
- CGA, EGA (with extended memory), or Hercules Graphics Adapter
- 640 KBytes RAM
- 10 Mbyte hard disk drive and 5¼ inch floppy drive
- DOS version 3.1 or later release
- 3-Button serial Mouse, Logitech LogiMouse (model C7) or Mouse Systems PC Mouse. Connects to serial port of computer.

Figure 15A. RINP8—Input Register, Data from IOB Pins


Truth Table

/WS	WE	I	Q	Q*
1	H	L	X	L
1	H	H	X	H
H	X	X	L	L
H	X	X	H	H
L	X	X	L	L
L	X	X	H	H
NC ¹	1	L	X	L
NC ¹	1	H	X	H


¹ When /WS is not connected (/WS = NC), operation reflects the RINP8_A function.



SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration of /WS high	30		40		ns
	Pulse duration of /WS low	10		15		ns
	Pulse duration of WE	10		15		ns
tsu	Input to /WS	12		17		ns
	WE to /WS	6		10		ns
	Input to WE	15		19		ns
th	Input to /WS	0		0		ns
	WE to /WS	6		8		ns
	Input to WE	0		0		ns
tp	/WS to Q		6		9	ns
	WE to Q		10		12	ns



MODE 1: WRITE STROBE USED




MODE 2: WRITE STROBE NOT USED

Figure 15B. RBUSI—Input Register, Data from Internal Bus

Truth Table


/WS	WE	IB	Q	Q*
1	H	L	X	L
1	H	H	X	H
H	X	X	L	L
H	X	X	H	H
L	X	X	L	L
L	X	X	H	H
NC 1	1	L	X	L
NC 1	1	H	X	H

¹ When /WS is not connected (/WS = NC), operation reflects the RBUSI_A function.




IB—INTERNAL BUS

SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration of /WS high	30		40		ns
	Pulse duration of /WS low	10		15		ns
	Pulse duration of WE	10		15		ns
tsu	Internal Bus to /WS	3		5		ns
	WE to /WS	6		10		ns
	Internal Bus to WE	6		7		ns
th	Internal Bus to /WS	0		0		ns
	WE to /WS	6		8		ns
	Internal Bus to WE	2		7		ns
tp	/WS to Q		6		9	ns
	WE to Q		10		12	ns



MODE 1: WRITE STROBE USED




MODE 2: WRITE STROBE NOT USED

Figure 15C. LIMP8—Input Latch, Data from IOB Pins

Truth Table

/WS	WE	I	Q	Q ⁺
L	H	L	X	L
L	H	H	X	H
H	X	X	L	L
H	X	X	H	H
X	L	X	L	L
X	L	X	H	H



SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration of /WS high	30		40		ns
	Pulse duration of /WS low	15		20		ns
	Pulse duration of WE	15		20		ns
tsu	Input to /WS	14		20		ns
	WE to /WS	9		12		ns
	Input to WE	15		19		ns
th	Input to /WS	0		0		ns
	WE to /WS	9		12		ns
	Input to WE	0		0		ns
tp	/WS to Q		8		12	ns
	WE to Q		10		14	ns
	Input to Q		19		22	ns





Figure 15D. LBUSI—Input Latch, Data from Internal Bus

Truth Table

/WS	WE	IB	Q	Q ⁺
L	H	L	X	L
L	H	H	X	H
H	X	X	L	L
H	X	X	H	H
X	L	X	L	L
X	L	X	H	H

IB—INTERNAL BUS



SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration of /WS high	30		40		ns
	Pulse duration of /WS low	15		20		ns
	Pulse duration of WE	15		20		ns
t _{SU}	Internal Bus to /WS	5		8		ns
	WE to /WS	9		12		ns
	Internal Bus to WE	6		7		ns
t _H	Internal Bus to /WS	0		0		ns
	WE to /WS	9		12		ns
	Internal Bus to WE	2		7		ns
t _p	/WS to Q		8		12	ns
	WE to Q		10		14	ns
	Internal Bus to Q		10		10	ns





Figure 15E. LBUSO—Output Latch

Truth Tables

CLK	OLE	D	Q	Q*
H	H	H	X	H
H	H	L	X	L
L	X	X	H	H
L	X	X	L	L
X	L	X	H	H
X	L	X	L	L

/RS	RE	Q	IB
L	H	H	H
L	H	L	L
X	L	X	Z
H	X	X	Z

IB—INTERNAL BUS



SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration of CLK	12		16		ns
	Pulse duration of OLE, RE	10		15		ns
	Pulse duration of /RS	10		15		ns
t _{su}	Data to CLK	8		12		ns
	OLE to CLK	9		11		ns
	RE to /RS	7		8		ns
t _h	Data to CLK	2		2		ns
	OLE to CLK	8		9		ns
	RE to /RS	0		0		ns
t _p	Data to Internal Bus		4		10	ns
	CLK to Internal Bus		6		10	ns
	OLE to Internal Bus		8		11	ns
t _{pz}	/RS to Internal Bus Valid		3		7	ns
	RE to Internal Bus Valid		8		16	ns
t _{pxz}	/RS to Internal Bus Tri-state		3		5	ns
	RE to Internal Bus Tri-state		7		11	ns





Figure 15F. BUSX—Bi-Directional Bus Port Transceiver

Truth Table

/RS	RE ₁ + RE ₂	OE	OPERATION
L	L	L	PORT DATA TO INTERNAL BUS
L	L	H	PORT DATA TO INTERNAL BUS
L	H	L	ISOLATION
L	H	H	INTERNAL BUS DATA TO PORT
H	L	L	PORT DATA TO INTERNAL BUS
H	L	H	PORT DATA TO INTERNAL BUS
H	H	L	PORT DATA TO INTERNAL BUS
H	H	H	PORT DATA TO INTERNAL BUS


RE₁ = RE FOR SIDE 1 OUTPUT LATCH
 RE₂ = RE FOR SIDE 2 OUTPUT LATCH
 RE_P = RE FOR THE BUS PORT, RE_P IS THE LOGICAL "OR" OF RE₁, RE₂
 IB = INTERNAL BUS




SYMBOL	PARAMETER	EPB1400-2		EPB1400		UNIT
		MIN	MAX	MIN	MAX	
t _p	Port to Internal Bus		4		5	ns
	Internal Bus to Port		12		16	ns
t _{pZX}	/RS to Port Valid		14		22	ns
	OE to Port Valid		14		22	ns
	RE to Port Valid		14		22	ns
	/RS to Internal Bus Valid		3		7	ns
	RE to Internal Bus Valid		8		16	ns
t _{pZXZ}	/RS to Port Tri-state		12		15	ns
	OE to Port Tri-state		12		15	ns
	RE to Port Tri-state		12		15	ns
	/RS to Internal Bus Tri-state		3		5	ns
	RE to Internal Bus Tri-state		7		11	ns

Note:

For parameters related to Bus Port outputs, load capacitance is 100pF. (C₁ = 100pF, Figure 12.)






FEATURES

- User-Configurable/Stand-Alone Microsequencer (SAM) for implementing high-performance controllers
- On-Chip reprogrammable EPROM Microcode Memory up to 448 words deep
- 15 x 8 Stack
- Loop Counter
- Prioritized, multi-way Control Branching
- 8 general-purpose Branch Control Inputs
- 16 general-purpose Control Outputs
- Cascadable to expand outputs or states
- Low-Power CMOS technology
- Footprint Efficient 28 pin 300 Mil DIP or 28 lead JLCC/PLCC package
- 25 MHz Clock Frequency
- High Level IBM-PC or compatible Design Support Software (SAM+PLUS):
 - State Machine Input Language (ASMILE)
 - Microcode Assembler
 - Functional Simulator

CONNECTION DIAGRAM



GENERAL DESCRIPTION

Altera's EPS448 (SAM) series of Function-Specific CMOS EPLDs are User-Configurable Microsequencers. On-chip EPROM (up to 448 words) is integrated with Branch Control Logic, Pipeline Register, Stack, and Loop Counter. This generic microcoded architecture provides an efficient vehicle for implementing a broad range of high performance controllers spanning the spectrum from basic state machines to traditional bit-slice controller applications.

The EPS448 has 16 output pins available in a 28-pin 300 mil DIP package as well as a 28-pin JLCC option. One-Time-Programmable plastic versions for SAM EPLDs are available to minimize volume production costs.

Programming the SAM device is accomplished on a standard Altera PLDS or PLCAD development system installed with the optional SAM+PLUS software package and device adapters. New users can purchase a separate PLDS-SAM development system with programming hardware included. SAM+PLUS allows designs to be entered in either state machine or microcoded formats. SAM+PLUS automatically performs logic minimization and design fitting for the device. The design may then be simulated or programmed directly to achieve customized working silicon within minutes.

Using a 1.0 micron CMOS EPROM technology allows SAM to operate at a 25 MHz clock frequency while still enjoying the benefits of low CMOS power consumption. This technology also facilitates 100% generic testability which eliminates the need for post-programming testing.

Ideal application areas for SAM include programmable sequence generators (state machines), bus and memory control functions, graphics and DSP algorithm controllers, and other complex, high performance machines. The devices may be cascaded easily to obtain greater output requirements (horizontal cascade) or greater microcode memory depth (vertical cascade) or both.

SAM AS A STATE MACHINE

The SAM architecture allows easy implementation of synchronous state machines. SAM's internal EPROM memory together with its Pipeline Register allows storage of up to 448 unique states. SAM's Branch Control Logic allows single clock, multiway branching in response to the eight inputs, current device state, and user-defined transition conditions. Design entry is simplified with Altera's State Machine Input Language (ASMILE) supported by the SAM+PLUS development system. This high level language uses IF-THEN-ELSE statements to define state transitions and a truth table to define or tri-state the outputs on a state-by-state basis.

SAM AS A MICROCODED CONTROLLER

SAM's architecture has several advanced features that enable it to be used as a complex microcoded controller. SAM's on-chip EPROM (448 words) is integrated with a microcode sequencer consisting of Branch Control Logic, Stack, and Loop Counter. The eight general-purpose inputs, the Counter, the Stack, and the Pipeline Register feed the Branch Control Logic. The Branch Control Logic gives flexible multi-way microcode branch capability in a single clock, enhancing throughput beyond that of conventional controllers or sequencers.

SAM+PLUS development software offers high level microcode entry featuring a compact assortment of powerful instructions (OP-codes) allowing easy implementation of conditional branches, subroutine calls, multiple level for-next loops, and dispatch functions (branching to an externally specified address).

FUNCTIONAL DESCRIPTION

The SAM architecture is shown in Figure 1. The primary elements are the Microcode EPROM, 36-bit Pipeline Register, Branch Control Logic, 15 x 8-bit Stack, and 8-bit Loop Counter.

The Branch Control Logic generates the address of the next state and applies this address to the Microcode Memory. The outputs of the Microcode Memory represent the user-defined outputs and internal control values associated with the next state. On the leading edge of the clock these new values are clocked into the Pipeline Register and become the current state. The new values in the Pipeline Register—along with the Counter, Stack and Inputs—are used by the Branch Control Logic to generate the new next-state address.

MICROCODE EPROM & PIPELINE REGISTER

The Microcode EPROM is organized into 448, 36-bit words or locations, each of which can be viewed as a single state. 16 of these bits (the F-field) are available at device pins as user-defined outputs.

The other 20 bits are internal control signals that are divided into 4 fields: the 8-bit Q-field normally provides the next-state address; the 8-bit D-field is a general purpose field used either as a constant or as an alternative next-state address; the OP-field contains the instruction; and, the E-field contains a single bit which enables or tri-states the device outputs.

Figure 1. EPS448 Block Diagram





Figure 2. SAM Microcode Memory



As shown in Figure 2, the Microcode Memory is organized as 255 rows or addresses. Addresses 0 through 191 contain a single 36-bit word which is associated with the desired next-state. This state information will be clocked into the Pipeline Register on the next rising edge of the clock and the outputs will become valid one T_{co} (clock to output delay) later.

Addresses 192-255, on the other hand, access 4 unique 36-bit words which correspond to 4 possible next states. (The extension .0, .1, .2, and .3 are used to distinguish those 4 states). These 64 addresses are known as Multiway Branch locations and are used to perform single clock 4-way branches. Whenever the next-state address falls within the Multi-Way Branch locations, the Branch Control Logic will make the necessary 1-of-4 selection based on the next-state address and user-defined input conditions.

BRANCH CONTROL LOGIC BLOCK


At the heart of the high-performance sequencing ability of the SAM family is the Branch Control Logic. This block determines the next-state to be clocked into the Pipeline Register based on the current status of the Pipeline Register, the Counter, the Stack, and the eight input pins.

The Branch Control Logic is divided into two segments: the Address Multiplexer and the Branch Select EPLD.

The Address Multiplexer provides the next-state address to the Microcoded Memory. The next-state address can come from the Q-field, the D-

field, or the Top of Stack. The selection between these three resources is based on the instruction in the Pipeline Register and the condition of the Zero Flag from the Counter.

Figure 3. SAM Branch Control Logic



The Branch Select EPLD is used to perform up to a 4-way branch based on user-defined input conditions. This block is a 768 product-term programmable logic device with 16 inputs and four outputs. When the next-state address falls within the multi-way branch block of memory (any address greater than 191) the Branch Select EPLD performs the necessary 1-of-4 selection. When the next-state address is less than 192, the Branch Select EPLD is turned off since no selection is required.

The conditions controlling the multi-way branch are defined by the user with a simple IF, THEN, ELSE format like the following.

```
IF (cond3) THEN select 201.3
ELSEIF (cond2) THEN select 201.2
ELSEIF (cond1) THEN select 201.1
ELSE          select 201.0
```

The conditions are prioritized so that if the first condition is met (cond3), then microword 201.3 will be selected and clocked into the Pipeline Register regardless of the results of cond2 and cond1. If none of the three conditions are met, then the microword 201.0 will be clocked into the Pipeline Register.

The 3 conditional expressions are user defined and may contain any logical equation based on the inputs that can be reduced to 4 product-terms. For example, the expression

```
  I1 * /I2 * /I4
+ I3 * /I4 * /I5 * /I6 * /I7
+ I0
+ I2 * /I4 * /I5
```


contains 4 product-terms and is a valid condition. There is a unique set of 12 product-terms for each of the 64 multi-way branch locations for a total of 768 product-terms. (See Figure 4).

The EPS448 has been designed so that the number of available product-terms should never be the limiting factor on a design. Prioritization provides an effective product-term count of more than 12 per location. A trade-off between number of product-terms and number of possible branches can be made by simply placing identical state information in two locations as shown in Figure 5.

STACK

The Stack of the EPS448 is a Last In First Out (LIFO) arrangement consisting of 15 8-bit words. The Top of Stack may be used as the next-state address or popped into the Counter. Values may be pushed onto the stack either from the D-field in the Pipeline Register or from the Counter which allows efficient implementation of subroutines, nested loops, and other iterative structures. The 8 input lines may also be pushed onto the stack to allow external address specification in a dispatch function or to externally load the counter.

Figure 4. SAM Branch Logic for Address 192



The PUSHing or POPing of the stack occurs on the leading edge of the clock. The stack is "zero filled" so that a POP from an empty stack will return all 8 bits set to zero. On the other hand, a push to an already full stack will write over the Top of Stack leaving the other 14 values unchanged.

LOOP COUNTER


The EPS448 contains an 8-bit Loop Counter, referred to as the Count Register (CREG), which is useful for controlling timing loops and affecting a variety of branch operations. The CREG is a down counter and may be loaded directly from the D-field of the Pipeline Register or from the Top of Stack. The value of the CREG may be saved and restored by pushing and popping it to and from the Stack.

The CREG is loaded or decremented on the leading edge of the clock. It is designed so that it will not decrement once it reaches zero to prevent roll-over. A Zero Flag indicates when the counter has reached zero and is used with the LOOPNZ command to control program flow (see Instruction Set Description). Single instruction delay loops are easily constructed and, in combination with the Stack, nested loops or delays of arbitrary length may be generated.

INSTRUCTION SET

The instruction set of the EPS448 consists of a compact assortment of powerful commands. Assembly language constructs allow efficient implementation of multi-way branching, subroutines,

Figure 5. Multi-Way Branching



nested for-next loops, and dispatch functions. The complete instruction set is described at the end of this datasheet. These instructions are only used with assembly language design entry and are automatically supplied when using the Altera State Machine Input Language (ASMILE).

OUTPUT ENABLE CONTROL

Each microcode word contains an OE bit (the E-field) which enables the outputs when E = 1 and causes a high-impedance when E = 0. These bits are accessible through high-level constructs in the Altera Development Software. This capability allows the vertical cascading of EPS448 devices to increase the number of states.


nRESET PIN

The nRESET pin acts as a master reset for the EPS448 causing it to empty the Stack, clear the Counter, and load the microword found at address 0 into the Pipeline Register. The nRESET signal is useful for system reset or for synchronizing several SAMs that are cascaded vertically or horizontally.

The nRESET signal must be held low for at least three clock rising edges to perform a valid clear. A nRESET of one clock rising edge causes the EPS448 to enter into a supervisor mode (see SCAN TESTING below) and a nRESET of two clock edges results in an undefined state.

The outputs of the boot address (00 Hex) will appear at the pins from the fourth clock edge after

Figure 6. EPS448 Cascading



nRESET goes low, until the third clock edge after nRESET returns to high.

HORIZONTAL AND VERTICAL

CASCADING

Just as with memory and bit slice devices, the SAM devices can be cascaded to provide greater functionality. If an application requires more output lines, two or more SAMs can be cascaded horizontally. Likewise, if an application requires more states, two or more SAMs can be cascaded vertically. In either case, no speed penalty is incurred. Designs utilizing horizontal cascading are fully supported by the SAM+PLUS development software. Vertical cascading requires the designer to make certain tradeoffs to split the design.

FUNCTIONAL TESTING

The EPS448 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of the EPS448 allows test programs to be used and then erased during early stages of production flow. This facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices. The devices also contain on board test circuitry to allow verification of

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL, INDUSTRIAL, MILITARY
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (2)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	14.0	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{CCMAX}	DC V _{CC} or GND current		-250	+250	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			1200	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	-10	+85	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	note (6)	4.75 (4.5)	5.25 (5.5)	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	-40	85	°C
T _C	Case temperature	For Military	-55	125	°C
t _R	INPUT rise time	note (9)		500 (100)	ns
t _F	INPUT fall time	note (9)		500 (100)	ns

DC OPERATING CHARACTERISTICS

(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C for Commercial, C)
(V_{CC} = 5V ± 10%, T_A = -40°C to 85°C for Industrial, I)
(V_{CC} = 5V ± 10%, T_C = -55°C to 125°C for Military, M)*

Note (6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -8mA DC	2.4			V
V _{O_H}	HIGH level CMOS output voltage	I _{OH} = -4mA DC	3.84			V
V _{OL}	LOW level TTL output voltage	I _{OL} = 8 (4) mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND, note (5)			±10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND			±10	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND note (1), (7)		60	95 (120)	mA
I _{CC2}	V _{CC} supply current (active)	No load 50% CLK f = 20 MHz, note (1)		90	140 (200)	mA

CAPACITANCE

Note (3)

SYMBOL	PARAMETER	CONDITIONS	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz	15	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V f = 1.0 MHz	10	pF
C _{RST}	nRESET Pin Capacitance		75	pF

AC CHARACTERISTICS

EPS448-25, EPS448-20, EPS448-16

EPS448

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial, C)
 ($V_{CC} = 5V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for Industrial, I)
 ($V_{CC} = 5V \pm 10\%$, $T_C = -55^\circ C$ to $125^\circ C$ for Military, M)*

SYMBOL	PARAMETER	CONDITIONS	EPS448-25		EPS448-20		EPS448-16		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{CYC}	Maximum frequency	$C_1 = 35pF$	25		20		16		MHz
t_{CYC}	Minimum clock cycle			40		50		62.5	ns
t_{SU}	Input setup time		20		22		28		ns
t_H	Input hold time		0		0		0		ns
t_{CO}	Clock to output delay	$C_1 = 35pF$		20		22		28	ns
t_{CZ}	Clock to output disable or enable				20		22		28
t_{CL}	Minimum clock low time		23		25		31		ns
t_{CH}	Minimum clock high time		12		15		18		ns
t_{SUR}	nRESET setup time		18		18		22		ns
t_{HR}	nRESET hold time		5		5		8		ns

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$
2. Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20ns.
3. Capacitance measured at $25^\circ C$. Sample tested only.
4. If the nRESET is held low for more than 3 clock edges, then the outputs associated with the boot address (00 Hex) will remain at the pins until the third clock after nRESET goes high.
5. For $1.0 < V_i < 3.8$, the nRESET pin will source up to $200\mu A$.
6. Figures in () pertain to military and industrial temperature versions.
7. When present state is single way branch location.

Note: 30MHz version under development.

GRADE		SPEED AVAILABILITY	
Commercial ($0^\circ C$ to $70^\circ C$)	C	EPS448-25	EPS448-20
Industrial ($-40^\circ C$ to $85^\circ C$)	I	EPS448-16	
Military ($-55^\circ C$ to $125^\circ C$)	M	EPS448-16	

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

Figure 7. Timing Waveforms





Figure 8. Reset Timing Waveforms



2

function and AC specification once encapsulated in non-windowed packages.

DESIGN SECURITY

The EPS448 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

DESIGN RECOMMENDATIONS

Operation of the EPS448 with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. These devices contain circuitry to protect the input against damage to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

For proper operation, it is recommended that opaque labels be placed over the device window. Input and output pins must be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{cc}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{cc} or GND). A power supply decoupling capacitor of at least $0.1 \mu F$ must be connected directly between the V_{cc} pin and GND.


When operating in noisy environments it is possible that a glitch on the nRESET pin one T_{sur} before the clock edge could initiate a supervisor mode. To prevent this possibility, it is recommended to connect a capacitor of at least $0.1 \mu F$ from the nRESET input to ground.

All general purpose inputs to the EPS448 should be synchronized to be guaranteed to meet the setup time. Input transitions which occur less than one T_{su} before the leading clock edge can cause the EPS448 to enter an undefined state.

INSTRUCTION SET DESCRIPTION

Following is a description of the instruction set available with the EPS448. These instructions can be used in conjunction with the Assembly Language entry to access the various features of the

Figure 9. Output Drive Currents




EPS448. They are automatically supplied when using the Altera State Machine Input Language (ASMILE).

In the following description label1 and label2 indicate arbitrary labels located in the assembly (.ASM) file. These labels will be converted by the software into the 8-bit address of that label. The parameter constant is any 8-bit number (0-255 Decimal, 0-FF Hex) representing an address, a mask, or a constant.

The instructions influence the control of the Stack, the Counter, and the Address Multiplexer. These effects are summarized in the Instruction Table. Throughout the examples it is assumed for simplicity that the destination labels do not lie within the Multi-way Branch Block of memory so that branching based on inputs is not performed. It is valid, however, for any of these labels to lie within the Multi-Way Branch Block so that 4-way branching based on the inputs can be performed. See the MULTI-WAY BRANCH section at the end of this datasheet for more details.


The SAM+PLUS development system allows the designer to use the high level Assembly Language without worrying about the actual values that are placed in the various fields.

CONTINUE




CONTINUE simply causes execution to continue with the next sequential instruction found in the Assembly Language file (.ASM).

JUMP label1




The JUMP instruction causes execution to branch to the indicated location. If address 44 contains the instruction 'JUMP label1,' then the next state will come from label1 which in this case is located at address 73.

CALL label1 RETURNTO label2




The CALL/RETURNTO instruction is typically used to call a subroutine. In general it will push the address of label2 onto the stack and cause label1 to be the next-state address. Leaving the RETURNTO designation off will cause label2 to default to the next instruction in the .ASM file. In the example, address 44 contains the command 'CALL label1' where label1 is located at address 73. This causes the address of the following instruction, in this case 45, to be pushed onto the stack, and the next state to come from address 73. The RETURN command at address 75 returns the execution to address 45.

RETURN




The RETURN command is used to return from a sub-routine call or in general to cause the next-state address to come from the top of stack. In the example, the command at address 44 CALLED the subroutine at address 73 and PUSHed the value 45 onto the stack. The RETURN command at address 75 will transfer execution to address 45 and POP that value off the stack.

LOADC constant GOTO label1




The LOAD Counter command loads the counter with the value specified and transfers execution to label1. The LOADC command is typically used to initialize the counter for a repetitive loop. In the example, address 44 has the command 'LOADC 173D GOTO label1' which causes the decimal value 173 to be loaded into the counter and the next state to come from label1. In this case label1 is located at address 73. If the GOTO designation is left off label1 will default to the next instruction in the .ASM file.

LOOPNZ label2 ONZERO label1




The LOOP on Non-Zero/ON ZERO goto command jumps to one of two addresses based on the value of the Zero Flag and decrements the Counter if not zero. This instruction is typically used to implement for-next loops. In the example, address 44 has the command 'LOOPNZ label2 ONZERO label1' where label2 is located at address 42 and label1 is located at address 73. If the Counter is not at zero then the next state will come from address 42 and the Counter will be decremented. If the Counter is already at zero then the instruction at address 73 will be executed and the Counter will stay at zero. If the ONZERO designation is left off, the default for label1 will be the next instruction in the .ASM file.

DECNZ GOTO label1




The DEcrement Counter on Non-Zero GOTO command will decrement the counter if it is non-zero and jump to label1. In the example, address 44 has the command 'DECNZ GOTO label1' where label1 is located at address 73. The Counter is decremented and the next instruction comes from address 73. The default for label1 is the next instruction in the .ASM file.

PUSHLOADC constant GOTO label1




The PUSH counter LOAD Counter command will push the current value of the Counter onto the Stack, load a constant into the Counter, and jump to label1. This instruction is useful for implementing nested for-next loops. In the example, the instruction at address 44 is 'PUSHLOADC 153D GOTO label1' where label1 is located at address 73. The value in the counter will be pushed onto the stack, the decimal value 153 will be loaded into the counter, and the next instruction will come from address 73. The default for label1 is the next instruction in the .ASM file.

POPC GOTO label1




The POP stack to Counter GOTO command will pop the top of stack into the Counter and jump to label1. This command is typically used in conjunction with the PUSHLOADC to implement nested for-next loops. In the example, address 44 has the command 'POPC GOTO label1' where label1 is located at address 73. The default for label1 is the next instruction in the .ASM file.

PUSHI GOTO label1




The PUSH Input GOTO command will push the eight inputs (I7-I0) onto the Stack. In the example address 44 has the instruction 'PUSHI GOTO label1' where label1 is located at address 73. At the leading edge of the clock the eight inputs are pushed onto the Stack. In a typical example, address 73 would have a RETURN instruction which would cause execution to jump to the address represented by the recently PUSHed input pins. This implements a dispatch function. The default for label1 will be the next instruction in the .ASM file. This instruction can also be used to load the Counter with an externally specified variable. In this case address 73 would have a POPC instruction.

PUSH constant GOTO label1




The PUSH constant to stack GOTO command will push the value constant onto the Stack and jump to label1. In the example, address 44 has the command 'PUSH 34D GOTO label1' where label1 is located at address 73. The decimal value 34 is pushed onto the Stack and the next state comes from address 73. The default for label1 is the next instruction in the .ASM file.

ANDPUSHI constant GOTO label1



The AND PUSH Input GOTO command is identical to the PUSHI command except the inputs are first bit-wise ANDed with a constant. This allows the masking of irrelevant inputs before PUSHing an address for a dispatch routine.

POPXORC constant GOTO label1



The POP and XOR stack to Counter GOTO command will pop the top of Stack, bitwise XOR it with a constant, load the result into the Counter, and jump to label1. In the example, address 44 has the command 'POPXORC 25D GOTO label1' where label1 is located at address 73. The top of stack is POPed off the Stack, XORed with the decimal number 25, and loaded into the Counter. The next state comes from address 73. Since a XOR function does a comparison, this command can be used to compare the input to a constant and then branch based on the result with a LOOPNZ command. If the GOTO designation is left off the default for label1 will be the next instruction in the .ASM file.

MULTI-WAY BRANCHING

The multi-way branching capability can be super imposed upon the instruction set providing another dimension of capability. Figure 11 shows how this translates into the flow diagrams. If location 44 had the instruction 'JUMP label1' where label1 is located at address 201, then the next-state would come from address 201. But address 201 is within the Multi-Way Branch Block so the Branch Select EPLD must decide which of the 4 words to send to the pipeline register. This selection is based on user-defined functions of the inputs.

Similarly, location 44 could contain any of the 13 available commands so that the multi-way branch capability can enhance each instruction. If location 44 was a CALL to a subroutine, then address 201 could contain the starting instruction for 4 unique subroutines. The actual routine executed would depend on the condition of the inputs as defined by the user.

The actual Assembly Language code required to implement this example is as follows.

```
44D: [Output Spec] CALL label1;
```

```
201D: IF cond1 THEN [out 1] JUMP 102D;
      ELSEIF cond2 THEN [out 2] JUMP 73D;
      ELSEIF cond3 THEN [out 3] JUMP 53D;
      ELSE [out 4] JUMP 34D;
```

Figure 10. Instruction Set Summary

INSTRUCTION	DEFINITION	NEXT-STATE ADDRESS	STACK	COUNTER
CONTINUE	Continue with next instruction	label1	None	HOLD
JUMP	Jump to a label	label1	None	HOLD
CALL	Call subroutine	label1	label2	HOLD
RETURN	Return from subroutine	STACK	POP	HOLD
LOADC	Load CREG	label1	None	constant
LOOPNZ	Loop/Dec. on Non Zero	label 1 or 2	None	DECREMENT
DECNZ	Decrement CREG on Non Zero	label1	None	DECREMENT
PUSHLOADC	Push CREG to Stack and Load CREG	label1	CREG	constant
POPC	Pop Stack to CREG	label1	POP	STACK
PUSH	Push constant to Stack	label1	constant	HOLD
PUSHI	Push inputs to Stack	label1	INPUTS	HOLD
ANDPUSHI	Push masked inputs to Stack	label1	INP * const	HOLD
POPXORC	XOR stack with constant and send result to CREG	label1	POP	STACK ⊕ constant

Note: The value label1 is placed in the Q-field. The values label2 and constant are placed in the D-field.

Figure 11. Jump to a Multi-Way Branch Address






Figure 12. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

Figure 13. I_{CC} vs. F_{MAX}



ALTERA**USER-CONFIGURABLE
ADAPTER INTERFACE CHIPS
FOR PS/2 MICRO CHANNEL****EPB2001
EPB2002****FEATURES**


- User-Configurable Adapter Interface Chip Set for PS/2 Micro Channel Bus Add-On Boards:
 - EPB2001 Single-Chip Adapter Interface Device for Micro Channel Bus
 - EPB2002 DMA Arbitration Support Device for Micro Channel Bus
- EPB2001 CMOS EPROM Device Integrates Basic Interface Functions into a Single 84-Lead Device:
 - Programmable Option Select (POS) Registers 0102-0105 with 16 Programmable Adapter Interface I/O Lines
 - Two-Byte Programmable Adapter I.D. EPROM (POS Registers 0100 & 0101)
 - 24mA Micro Channel Data Bus Port (Byte-Wide)
 - Adapter Address Remapping/Chip Select Decode Function Provided by Eight Chip Select Blocks with Eight Programmable Address Ranges Each
 - Adapter Control Lines Provided for Control of Board Memory, I/O and Transceivers
 - Support of Channel Check and Card Enable Functions
- EPB2002 CMOS Device Integrates All DMA Interface/Arbitration Functions into a Single 28-Lead Device:
 - Supports Micro Channel Arbitration Protocol for Slave DMA Adapters
 - User-Mappable POS Register Bits for Arbitration Level and Fairness
 - Single-Transfer and Burst Cycle Modes
- 100% Compatible with Micro Channel A.C. Timing and D.C. Output Drive Specifications.
- EPROM Security Bit Insures Proprietary Designs.
- Quick PC-based Design Entry Using MC Map Design Software.

PRELIMINARY DATA


NOTICE: THIS IS NOT A FINAL SPECIFICATION. SOME PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

GENERAL DESCRIPTION

The Altera EPB2001 and EPB2002 are interface devices for use by manufacturers of add-on boards for IBM PS/2 computers. The EPB2001 provides in a single chip all essential interface functions required between a PS/2 add-on card, or adapter, and the Micro Channel Bus. The EPB2002 integrates optional DMA support functions needed to provide Micro Channel DMA arbitration capability. Implemented in CMOS EPROM technology, the devices provide full a.c. and d.c. interface compatibility with the Micro Channel Bus. Typically, no additional glue logic components are required. The devices are function-specific Erasable Programmable Logic Devices (EPLDs); specific board characteristics are programmable by the user for a given application. The functions integrated replace eighteen or more MSI/TTL and standard PLD devices. The 84-Lead EPB2001 and 28-Lead EPB2002 provide good p.c. board footprint efficiency (less than 2 square inches total), and may be used in tandem or independently as the design requires.



CONNECTION DIAGRAM



The EPB2001 provides in a single chip all general-purpose interface functions, such as required Programmable Option Select (POS) Registers 0100-0105 (including board I.D.), access to POS Register contents on adapter-accessible I/O lines (replacing jumpers and DIP switches on the board), adapter address remapping via programmable chip select logic, and board control signals (-MEMWR, -IORD, etc.). CMOS EPROM technology is used in the device to provide non-volatile storage of board I.D., chip select ranges and POS I/O selection for reduced component count and added design security. The device is available in both One-Time-Programmable plastic and erasable/reprogrammable ceramic J-Lead chip carrier packages.

The EPB2002 provides DMA arbitration functions for those adapters requiring it. Arbitration Level POS bits, support of arbitration "fairness," burst or non-burst transfers, and full support of the arbitration protocol are all provided by the CMOS device. Pin strapping options allow mapping of the POS bits provided into any valid locations. When used in conjunction with the EPB2001, no additional components are required to provide a slave DMA adapter interface.

Programming of the EPB2001 EPROM elements is provided via PC-based MC Map Design Soft-

ware. This quick, easy-to-use table-driven software leads the designer through a series of design menus. The resulting design is converted to a JEDEC file. The EPB2001 can then be programmed in seconds using Altera's PLP4 programming card, PLE3-12 programming unit and PLEJ2001 device adapter.

EPB2001 FUNCTIONAL DESCRIPTION

BUS CONTROL SECTION

A block diagram of the EPB2001 chip is shown in Figure 2. Micro Channel Interface signals are shown on the left side of the diagram, board interface signals on the right. The upper portion of the diagram contains the bus control logic, and includes in particular the -CDSETUP, -S0, -S1, -CMD and M/I-O inputs on the Micro Channel side, and the -DEN, DT/-R, -IOWR, -IORD, -MEMWR, -MEMRD, -RDPOS and -WRPOS outputs on the board side. This section generates read and write signals for the internal POS registers, as well as the board control signals noted above.

This block is "activated" by either an active -CDSETUP line in conjunction with an I/O Read or Write cycle from the processor (indicating a POS set-up or boot configuration cycle), or a valid bus cycle (I/O Read or Write, Memory Read or Write) in conjunction with -CDSFDBK active (indicating a bus cycle for this adapter). This assumes the board has already been enabled (see POS Register File section below). Under all other circumstances, the outputs of this block remain quiescent.

The bus control block decodes the Micro Channel Bus (MC Bus) cycles as valid combinations of the -S0, -S1 and M/I-O signals. The coding for these signals is:

M/I-O	-S0	-S1	Cycle Type
0	0	0	No Op
0	0	1	I/O Write
0	1	0	I/O Read
0	1	1	No Op
1	0	0	No Op
1	0	1	Mem Write
1	1	0	Mem Read
1	1	1	No Op

The state of these lines, along with -CDSETUP and -CDSFDBK is latched by the leading (falling) edge of -ADL for the duration of the cycle. Either -CDSETUP or -CDSFDBK must be active when -ADL falls for these actions to occur.

The -CMD signal acts as a command strobe and times the generation of the appropriate control lines. Therefore, -MEMRD, -MEMWR, -IORD and -IOWR have a duration approximating that of -CMD.

DT/-R controls the direction of data flow through an external data transceiver. It changes after -ADL falls, and remains latched for the duration of the

Figure 1. Micro Channel Interface Connection





Figure 2. EPB2001 Block Diagram



EPB2001 PIN DESCRIPTION

SIGNAL	TYPE	OUTPUT DRIVE (mA)		DESCRIPTION
		IOH	IOL	
-CDSFDBK	TP	2	6	Active LOW bus cycle acknowledge output generated by the EPB2001 for any I/O or memory cycle which activates one of the -CS outputs. Derived as an unlatched decode of Addresses, M/-IO and MADE24.
-CHCK	OD		24	Active LOW channel check output used to signal Non-Maskable Interrupt errors. Reflects the state of POS register 0105 bit 7. Activated by an active LOW input pulse on the -SETCHK line.
D0-D7 (8x)	TS	4	24	Tristate bidirectional data bus lines. POS register read/write data access path. Enabled to the MC Bus only during a valid I/O read cycle.
-CDSETUP	I			Active LOW set-up input. Signals a read or write cycle to the EPB2001's POS registers.
M/-IO	I			Memory/I/O cycle input from the MC Bus. HIGH for memory cycles, LOW for I/O cycles.
-S0, -S1	I			Bus cycle status input lines from the MC Bus. (Codings for various cycles are shown earlier.) In conjunction with -CMD, used to generate board control lines (-MEMWR, -DEN, etc.).
-CMD	I			Active LOW MC Bus cycle strobe input. Used to time data transfers during read and write operations.
CHRESET	I			Active HIGH channel reset input. The EPB2001 deasserts all active outputs a short time after CHRESET rises. POS register 0102 bit 0 is also reset by this input, deactivating -BDENBL.
MADE24	I			Active HIGH input which indicates a 24 bit address is present on the MC Bus for the current cycle. When LOW, indicates an extended address (32 bits) is present.
A0-A23 (24x)	I			MC Bus address inputs. Valid while -ADL is LOW.
-ADL	I			Active LOW address latch input. Trailing edge of this signal is used to latch addresses and (optionally) chip select lines.
-MEMRD	TP	4	24	Active LOW memory read strobe output. Generated as a decode of -S0=1, -S1=0 and M/-IO=1, timed by -CMD.
-MEMWR	TP	4	24	Active LOW memory write strobe output. Generated as a decode of -S0=0, -S1=1 and M/-IO=1, timed by -CMD.
-IORD	TP	4	24	Active LOW I/O read strobe output. Generated as a decode of -S0=1, -S1=0 and M/-IO=0, timed by -CMD.
-IOWR	TP	4	24	Active LOW I/O write strobe output. Generated as a decode of -S0=0, -S1=1 and M/-IO=0, timed by -CMD.
-DEN	TP	4	6	Active LOW transceiver enable output. LOW during data transfer portion of selected MC Bus cycles.

EPB2002 PIN DESCRIPTION (continued)

SIGNAL	TYPE	OUTPUT DRIVE (mA)		DESCRIPTION
		IOH	IOL	
DT/-R	TP	4	6	Data transceiver direction control output. HIGH during selected MC Bus read cycles, and LOW during selected MC Bus write cycles.
-CS0-7 (8x)	TP	4	6	Active LOW chip select outputs. Derived as a decode of Addresses, M/-IO and MADE24. May be optionally latched on an individual basis by -ADL. Eight user-defined address ranges per output, enabled by groups of POS register bits.
POSI/O0-15 (16x)	I/OD		6	Bidirectional POSI/O lines. Each open drain output is driven by user-defined POS register bit. State of POSI/O pin is reflected when corresponding POS bit is read through MC Bus port. This allows board logic status reporting when POS register contents equal one (default).
-WRPOS	TP	4	6	Active LOW write POS register strobe. Active for POS set-up cycle. Used to drive EPB2002 -WRPOS inputs or control optional POS functions external to the EPB2001.
-RDPOS	TP	4	6	Active LOW read POS register strobe. Active for POS set-up cycle. Used to drive EPB2002 -RDPOS inputs or control optional POS functions external to the EPB2001.
-BDENBL	OD		24	Active LOW board enable output. Open drain output reflects the state of POS register 0102 bit 0. Active low when this register bit is set to a one. Deactivated by CHRESET.
-SETCHK	I			Active LOW set channel check input. A low pulse on this level-sensitive input resets POS register 0105 bit 7, and therefore activates the -CHCK output to the MC Bus.
VCC (2x)				+5 Volt Power Supply.
VSS (6x)				Ground.
<p>Signal Types:</p> <p>I = Input</p> <p>TP = Totem-Pole (Push-Pull) Output</p> <p>OD = Open-Drain Output</p> <p>TS = Bidirectional Tristate Output I/O</p>				

cycle. It is low for all write cycles.

-DEN controls external data transceiver output enables. -DEN is active during a valid Read cycle for essentially the same duration as -CMD. For a Write cycle, however, to give maximum data setup time for the board, it becomes active a short time after -ADL falls. It goes inactive after -MEMWR or -IOWR goes inactive.

The adapter setup or configuration (sometimes called POST for Power-On System Test) can occur only when -CDSETUP is active on the rising edge of -ADL (address latch input from the MC Bus) followed by an I/O read or write cycle. The rising edge of -ADL may be used to latch addresses for

any type of cycle, and during setup is used to latch A0-A2 so that the correct POS register may be accessed.

The -RDPOS and -WRPOS signals are used to control optional external POS register functions. They are valid for any POS read or write operation accompanied by -CDSETUP. The timing for these signals approximates that of -IOWR and -IORD.

If CHRESET is asserted at any time, any bus cycle in progress is immediately halted and the D0-D7 outputs of the EPB2001 chip tristated. Similarly, the board control lines go immediately to an inactive state.

The -MEMRD, -MEMWR, -IORD, and -IOWR out-

puts have 24mA push-pull output drivers. The -DEN, DT/-R, -RDPOS and -WRPOS outputs have 6mA push-pull drivers.

The only time the EPB2001's internal transceiver (connected to D0-D7) is enabled to the MC Bus is during an I/O Read or -CDSETUP.

POS REGISTER FILE

The POS register file is accessible through the dedicated transceiver associated with pins D0-D7 on the EPB2001. Data is transferred to the selected POS register (during a write operation) while -CMD is low. The rising edge of -CMD latches the input data into the register. Data is read from the POS registers while -CMD is low, and will become valid at the D0-D7 pins within the period specified below from the -CMD leading (falling) edge.

The POS register section contains required POS registers. These reside in a block at I/O addresses 0100-0105Hex for all adapters. All registers are byte-wide. Locations 0100 and 0101 are the board I.D., and are read-only non-volatile ERPOM locations. POS registers 0102-0105 are user-defined, with the exception of three bit locations.


POS register 0102, bit 0 is used as a card enable bit for all adapters. This bit is reset by CHRESET, or by the processor writing a "zero" to this bit during a -CDSETUP cycle. When zero, the EPB2001 (and adapter) will not respond to any normal bus cycles. Only setup reads and writes are allowed. When set to a "one" by the processor, the card is enabled. This bit may not be written by normal I/O Write operations to location 0102. The -BDENBL signal on the board interface reflects the state of this bit for on-board use. This pin uses a 24mA open drain output structure.

POS register 0105, bit 7 is used as a channel check flag. A card reports non-maskable interrupts (NMI) to the processor by asserting the -CHCK (channel check) line, which is wire-ORed to all cards. On the EPB2001, a pulse on the -SETCHK input will reset this bit to a -CHCK output on the MC Bus. This bit is set by a CHRESET or a write to this location with a one in the bit 7 position. The bit may also be reset by a write to 0105 with zero data in the bit 7 location.

Bit 6 of register 0105 is used if channel check exception status is provided in optional POS registers 0106 and 0107. If used, these registers would typically be implemented in components such as 74LS374's. If status is available, a zero will be found in this location. If status is not provided, a one will be found there. If this bit is used for this purpose on the EPB2001 chip, one of the programmable POS I/O pins on the board interface may be used to force the appropriate value.

All remaining bits are user-defineable. These bits may be used for address remapping control or just general input or output port functions on the board (software-controlled "jumpers" or status bits). Each POS I/O pin is independently programmable as input or output, and may be assigned to any POS register bit. The remapping function will be covered in the Chip Select Logic section below.

The connection of any of the 32 POS register bits (locations 0102-0105, exclusive 0102 bit 0) with the 16 dedicated POS I/O pins on the board interface is controlled by a user-programmable crosspoint switch arrangement. Each POS I/O pin has a 6mA open drain output structure as well as an input path. On the output side, a programmable matrix takes the output of any of the POS register bits and assigns it to any of the 16 output lines. Since the pins are open drain, if a "one" is written to a given POS Register bit from the MC Bus, the associated I/O pin is not driven. This allows the I/O pin to be driven by an external signal source, and subsequently for its value to be read through the corresponding POS Register bit location. Forcing a value from the POS I/O pins does not, however, change the value in the POS Register location (see Figure 3).



CHIP SELECT LOGIC

The Chip Select logic on the EPB2001 provides up to 8 user-programmable Chip Selects. Each chip select (-CS0-7) output may have up to eight pre-programmed address ranges over which it is active. The granularity of these chip selects may range from one location to the entire 24-bit (16Megabyte) available physical address range. Each may be defined for either memory or I/O mapping. All 24 MC Bus addresses and the M/-IO input enter the programmable logic arrays.

An additional input to the programmable chip select arrays is provided to act as an enable for the chip selects if so desired. Typically, this would be connected to the MADE24 MC Bus signal, to qualify chip selects when 32 bit addressing is involved.

Normally, chip select outputs are not latched in any fashion, and are valid only for the duration of a valid address/M/-IO combination on the bus. Optionally, the chip select outputs may be latched by user-programmable flow-through latches using -ADL. This may be done on an individual chip select basis. This results in the affected -CS output(s) going active a short time after -ADL has gone active low (the A0-A23 address lines and

M/-IO input having stabilized well before -ADL falls). The outputs are then latched on the -ADL rising edge and remain active until the next bus cycle (-ADL goes low again). Latched/non-latched operation for each chip select output is determined by the user when the device is programmed.

The chip select logic is implemented as eight distinct logic blocks (one per chip select). Each block consists of an eight word by 52 bit programmable memory (416 bits) feeding a comparator along with the address and other required inputs. Each word corresponds to a desired chip select active range. Effectively, any input bit may be compared for zero, one or don't care in determining an address match. Thus, the need for two bits per input (26 inputs \times 2 = 52 bits) to encode these possibilities.


The selection of one of the eight available chip select ranges to be used for a particular chip select output (corresponding to one of the eight words in each of the blocks) is done by user-defined combinations of POS register bits. A user may define which POS register bits, and which bit combinations, will activate a given chip select range. This information is coded into a programmable decoder on the device which generates an enable for each range. The PS/2 operating system may remap address ranges during the POST if there is a conflict, i.e., two cards which might respond to the same address ranges. This is done by changing (writing) the POS register bits controlling the chip selects, and hence enabling a new address range.

All of the chip select outputs (active low) are logically ANDed together to form the -CDSFDBK signal presented to the MC Bus. This output signals a valid bus cycle for the adapter to the PS/2 MPU, acting as a cycle acknowledge line. -CDSFDBK is active low, and has a 6mA push-pull driver.

In the case of CHRESET active, all the chip select latches are immediately cleared to the inactive (high) state.

Each -CS output has a 6mA push-pull driver, and is active low.

Figure 4. Chip Select Logic



data bus lines, D0-D4, capable of driving the Micro Channel data bus. The block diagram of the device is shown in Figure 6. Since these pins can be connected to any of the Micro Channel bus lines arbitrarily (device D0 pin could be connected to MC Bus D7), it is possible to map any of these bits into any arbitrary set of five POS register bit positions. The bit position is programmable by virtue of the connections to the device in the actual p.c. board.

In order to program which POS byte these bits will reside in, the SEL0-3 lines come into play. These lines act as multiple chip select inputs for the EPB2002 device. SEL0-1 are active high, while -SEL2-3 are active low. By connecting the SEL lines to the appropriate MC Bus address lines, the registers may be placed into any of the four valid POS register positions.

EPB2002 FUNCTIONAL DESCRIPTION

The EPB2002 device performs the bus arbitration functions for the Micro Channel interface. There are two primary sections to the chip, one the POS register function, the other the bus arbitration state machine.

POS REGISTER

The Micro Channel Bus specification requires that each adapter interface that supports DMA functions have an MPU-programmable DMA arbitration/priority level (4 bits) and a so-called arbitration Fairness bit. These bits configure a given board's DMA function at PC boot time. These five bits may be placed anywhere in the 31 available POS Register bits, as defined by the board designer. The EPB2002 chip has five bi-directional

REGISTER	MC Bus Address				EPB2002 Connection SELi			
	A2	A1	A0	3	2	1	0	
0102H	0	1	0	A2	A0	A1	1	
0103H	0	1	1	A2	0	A1	A0	
0104H	1	0	0	A1	A0	A2	1	
0105H	1	0	1	A1	A2	A0		

"0" and "1" in the Connections section correspond to hard strapping these pins to either ground or Vcc to obtain the corresponding mapping.

Note that all five bits must, as a result, be in the same POS Register byte.

The -RDPOS and -WRPOS signals provided by the EPB2001 chip act as read and write strobes for

the EPB2002 chip. Since there is only one five bit register on the EPB2002, any -RDPOS in conjunction with valid inputs on SEL0-3 will read the MC2 register to the D0-4 pins, and any -WRPOS signal with appropriate SEL inputs will write the EPB2002 register. -ADL latches the SEL inputs just as with addresses on the EPB2001. Timing for these operations is shown below.

ARBITRATION LOGIC

Arbitration for the MC Bus occurs during defined periods, centrally coordinated by the PC MPU. The ARB/-GNT line is the system control line which signals periods during which arbitration may occur. When high, it signals that an arbitration cycle is in progress. An adapter signals that it would like to obtain control of the bus (initiate an arbitration cycle) by driving the -PREEMPT signal low. When ARB/-GNT goes high in response, all adapters wishing bus control participate in the bus arbitration process (with one exception, see Fairness discussion below).

Arbitration levels are the means whereby the system configures the priority of a given adapter's DMA requests at system configuration. The four bits in the EPB2002's registers, as defined by the Micro Channel spec, allow sixteen different arbitration levels or priorities. Lower numbers are higher priority, so 0000 would correspond to highest priority, 1111 lowest. During arbitration, the highest priority (lowest arbitration level) adapter will win the next bus cycle.


The basic arbitration process is straightforward. When ARB/-GNT goes high, all adapters wishing control of the bus place their arbitration levels on the ARB0-3 lines. (All adapter outputs are wire-ORed together.) If a value lower than the arbitration level of a given adapter is detected on the ARB0-3 lines by that adapter, it realizes a higher priority device is requesting the bus. As a result, it releases the low-order bits of its arbitration level. This allows the arbitration level of the highest priority requestor to appear on the bus after some settling time. When ARB/-GNT goes low, the highest priority device sees its arbitration level on the bus and has control of the bus (one cycle only in the case of non-burst mode). Devices which lose the arbitration cycle continue to assert -PREEMPT until the request is satisfied.

Should ARB/-GNT go to arbitrate unexpectedly, devices are expected to reenter arbitration immediately, even if ownership of the next bus cycle has already been granted.

The EPB2002 device supports this operation. If the -BUSREQ line is asserted, the EPB2002 will assert -PREEMPT and arbitrate as described for the next cycle using the arbitration level programmed into its register. When the bus is granted, BUSGNT will be asserted until -BUSREQ rises, signalling end of transfer.

Burst operation allows a device to hold the bus for multiple contiguous cycles. This can give greater transfer efficiency since every bus cycle

Figure 5. EPB2002 State Machine




does not have to be arbitrated for. The obvious danger is that a device may hog the bus, starving other adapters. The MC Bus spec specifies a fairness mechanism to avoid this. The process is as follows:

A device enters a burst transfer by arbitrating for the bus in a normal fashion and then asserting -BURST when the bus is granted. The -BURST line is asserted as long as the burst transfer lasts. The PS/2 processor will not honor any -PREEMPT bus requests while -BURST is low. As a result arbitration cycles will be suspended. The manner in which bus hogging is avoided is that the adapter which has control of the bus monitors the common -PREEMPT line. If -PREEMPT is asserted during its burst transfer, the adapter must finish-up its transfer in an orderly fashion and then release -BURST. Once -BURST is released, the PS/2 MPU is free to run a new arbitration cycle. During this arbitration cycle, the adapter releasing the bus does not participate to avoid bus hogging.

The EPB2002 supports burst operation by means of a -BRSTREQ input. If -BRSTREQ is asserted, a bus cycle is arbitrated for and when obtained, -BURST is asserted. It is assumed -BRSTREQ is asserted for as long as the burst transfer is to occur. If preemption of the burst transfer occurs, -BUSGNT will be deasserted immediately. When -BRSTREQ is deasserted in response, -BURST is deasserted. The EPB2002 arbiter will not re-arbitrate until the -PREEMPT bus line has gone high. A -BRSTREQ input after this will initiate a new arbitration cycle.

The above burst transfer discussion includes the notion of "fairness"; that is, if a burst transfer is preempted, the device which is "bumped" must wait until all other arbitration requests have been satisfied (signalled by -PREEMPT going high) before re-entering arbitration. The device(s) waiting for this to occur are said to be in the "hog pen". This mode of operation is employed when the fairness bit in the EPB2002 control register is programmed to a one. If this bit is programmed to

Figure 6. EPB2002 Block Diagram



a zero, the burst operation reflects Linear priority. With Linear priority, a bursting adapter which is preempted MAY reenter arbitration on the first available cycle. Obviously, the risk of hogging the bus is now present. The EPB2002 employs the fairness algorithm by default.

PROGRAM ERASURE

Erasure of the programmed connections on the EPB2001 begins to occur on exposure to light wavelengths shorter than 4000 Angstroms. Sunlight and certain types of fluorescent lighting emit wavelengths in the range of 3000 to 4000 Angstroms and can erase a windowed EPB2001 (plastic packaged devices are obviously protected). Constant exposure to room level fluorescent lighting could erase an EPB2001 in approximately 3 years. Direct sunlight thus should cause erasure in approximately 1 week. If the windowed EPB2001 is to be exposed to these conditions for extended

EPB2002 PIN DESCRIPTION

SIGNAL	TYPE	OUTPUT DRIVE (mA)		DESCRIPTION
		IOH	IOL	
ARB/-GNT	I			Arbitration cycle strobe input from the MC Bus. When HIGH, arbitration for the MC Bus is occurring. If the EPB2002 has a pending DMA request of either type, it enables ARB0-ARB3 during this interval to compete for the bus.
-BURST	OD		24	Active LOW burst DMA cycle output. Asserted for the duration of a burst DMA transfer if the bus is granted as a result of -BRSTREQ active. Deasserted on CHRESET.
-PREEMPT	I/OD		24	Bidirectional bus preempt output and input. Driven LOW by the EPB2002 upon a -BUSREQ or -BRSTREQ input to request a bus arbitration cycle. Released when the bus is granted. Deasserted on CHRESET. If detected asserted during burst DMA transfer, indicates premature termination request from another adapter, and transfer is terminated.
D0-D4 (5x)	TS	4	24	Tristate bidirectional data bus lines. POS register read/write data access path. Enabled to the MC Bus when SEL inputs select the device and -RDPOS is asserted. D0-D3 are associated with POS register bits ARBL0-ARBL3, respectively, D4 with Fairness bit.
ARB0-ARB3 (4x)	I/OD		24	Bidirectional arbitration bus lines. Initially, adapter's arbitration level is output when ARB/-GNT is HIGH and DMA request is pending. Final bus value matches highest priority request. If value on bus matches adapter's arbitration level when ARB/-GNT returns LOW, adapter has won the bus.
-ADL	I			Active LOW address input latch. Trailing edge of this signal is used to latch SEL inputs.
SEL0, SEL1, -SEL2, -SEL3	I			POS register select inputs. SEL0 and SEL1 must be HIGH while -SEL2 and -SEL3 are LOW to access the POS register. Latched by -ADL on its rising edge.
CHRESET	I			Active HIGH channel reset input. The EPB2002 deasserts all active outputs a short time after CHRESET rises, and the arbitration state machine returns to IDLE.
-BRSTREQ	I			Active LOW burst DMA transfer request. Input is unlatched and must remain valid for the duration of the cycle request and subsequent transfer. Must be deasserted during last DMA bus cycle to terminate bus ownership.
-BUSREQ	I			Active LOW single transfer DMA request input. Input is unlatched and must remain valid for duration of the request until BUSGNT is asserted. Must be deasserted following BUSGNT to terminate bus ownership.

SIGNAL	TYPE	OUTPUT DRIVE (mA)		DESCRIPTION
		IOH	IOL	
BUSGNT	TP	4	6	Active HIGH bus grant output. Driven active when bus ownership is won as a result of arbitration cycle. Remains active until DMA request is dropped or -PREEMPT is detected signalling early burst termination request. Goes inactive on CHRESET.
-WRPOS	I			Active LOW write POS register strobe input. Data is written from D0-D4 to the register when the chip is selected and -WRPOS is LOW.
-RDPOS	I			Active LOW read POS register strobe. POS register data is presented on D0-D5 when the device is selected and -RDPOS is LOW.
VCC (2x)				+5 Volt Power Supply.
VSS (3x)				Ground.
Signal Types: I = Input TP = Totem-Pole (Push-Pull) Output OD = Open-Drain Output TS = Bidirectional Tristate Output I/O I/OD = Bidirectional Open-Drain Output I/O				

periods, an opaque label should be placed over the window.

The EPB2001 may be erased and reprogrammed as many times as needed within the limits described and using the recommended procedure.

LATCH UP & ESD PROTECTION

The EPB2001 and EPB2002 input, output and I/O pins have been designed to resist electro-static discharge (ESD) and latch-up damage. Each of the device pins will withstand voltage energy levels exceeding those specified by MIL STD 883C. Pins will not latch-up for input voltages between -1V and $V_{CC} + 1V$ with currents up to 100mA. During transitions the inputs may undershoot to -2.0V for periods less than 20nS. Additionally, the programming pin is designed to resist latch-up to the 13.5V maximum device limit.

DESIGN SECURITY

The EPB2001 contains a programmable design security feature that controls access to information programmed into the device. If this programmable feature is used, the custom pattern in the device is secured from external interrogation and possible reverse engineering. On an erasable EPB2001 the bit that controls this function, along with other design data stored in EPROM, may be erased using ultraviolet light as described above. This feature may be invoked by the user as part of the design entry process while using MCMAP.

MCMAP DEVELOPMENT SYSTEM

Altera provides a PC-based design development system called MCMAP to support efficient design and use of the EPB2001. This software package features an interactive, table-driven input scheme. The designer is prompted for information concerning the programmable portions of his design: board i.d., chip select ranges, POS register bit combinations used as enables, etc. Real-time error checking reports any errors as they are entered. When entry is complete, a JEDEC programming file for the EPB2001 is compiled in seconds.

Programming of the EPB2001 also occurs on the PC, using Altera's PLP4 programming card and PLE3-12 Master Programming Unit. The PLEJ2001 Programming Adapter provides an interface between this general-purpose hardware and the 84 lead EPB2001 chip carrier package. For more information concerning Development Systems, please contact Altera Corporation.

The recommended PC system requirements for Altera's MC Map software and hardware are:

- IBM XT, AT or Compatible PC
- EGA (extended memory), CGA, or Hercules Graphics Adapter
- 640 KBytes RAM
- 10MByte Hard Disk and 5.25 inch Floppy Drive
- DOS Version 3.3 or later

ABSOLUTE MAXIMUM RATINGSEPB2001/2002
COMMERCIAL

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage	With respect to GND (note 2)	-2.0	7.0	V
V _{PP}	Programming Supply Voltage		-2.0	13.5	V
V _I	DC Input Voltage	(Note 2)	-2.0	V _{CC} + 1.0	V
I _{MAX}	DC V _{CC} or GND Current		-500	+500	mA
I _{OUT}	DC Output Current per Output Pin		-50	+50	mA
P _D	Power Dissipation			1000	mW
T _{STG}	Storage Temperature	No Bias	-65	+150	°C
T _{AMB}	Ambient Temperature	Under Bias	-65	+135	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage		4.75	5.25	V
V _I	Input Voltage		0	V _{CC}	V
V _{OUT}	Output Voltage		0	V _{CC}	V
T _A	Operating Temperature		0	70	°C
T _R	Input Rise Time			250	nS
T _F	Input Fall Time			250	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ± 5%, T_A = 0°C to 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH Level Input Voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW Level Input Voltage		-0.3		0.8	V
V _{OH}	HIGH Level Output Voltage	See Table 1 & 2	2.4			V
V _{OL}	LOW Level Output Voltage	See Table 1 & 2			0.50	V
I _I	Input Leakage Current	V _I = GND or V _{CC}	-10		+10	μA
I _{OZ}	Output Hi-Z Leakage Current	V _O = GND or V _{CC}	-10		+10	μA
I _{CC} EPB2001 EPB2002	V _{CC} Supply Current	V _I = GND or V _{CC} No Load				mA mA

CAPACITANCE

EPB2001/2002

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{OUT} = 0V f = 1.0 MHz note (3)			pF
C _{I/O}	I/O Capacitance				pF
C _{OD}	Output Capacitance				pF

AC OPERATING CHARACTERISTICS

EPB2001

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
T1	-ADL Width		40			ns
T2	-ADL HIGH to -S0, -S1 HIGH		25			ns
T3	-S0, -S1 LOW to -ADL LOW		12			ns
T4	-ADL LOW to -CMD LOW		40			ns
T5	MADE24, M/-IO, A0-A23 Valid to -S0, -S1 LOW		10			ns
T6	-S0, -S1 LOW to -CMD LOW		55			ns
T7	-CMD LOW to -S0, -S1 HIGH		30			ns
T8	-CMD Width		90			ns
T9	-CMD LOW to -MEMRD, -MEMWR, -IORD, -IOWR, -RDPOS, -WRPOS LOW				20	ns
T10	-CMD HIGH to -MEMRD, -MEMWR, -IORD, -IOWR, -RDPOS, -WRPOS HIGH				20	ns
T11	-ADL LOW to DT/-R HIGH				20	ns
T12	-ADL LOW to DT/-R LOW				20	ns
T13	-CMD LOW to -DEN LOW (READ Cycle)				20	ns
T14	-CMD HIGH to -DEN HIGH (READ Cycle)				20	ns
T15	DT/-R LOW to -DEN LOW (WRITE Cycle)				20	ns
T16	-MEMWR, -IOWR HIGH to -DEN HIGH				20	ns
T17	MADE24, M/-IO, A0-A23 Valid to -ADL LOW		45			ns
T18	MADE24, M/-IO, A0-A23 Hold from -ADL HIGH		25			ns
T19	MADE24, M/-IO, A0-A23 Valid to -CS0-7 LOW				30	ns
T20	MADE24, M/-IO, A0-A23 Valid to -CDSFDBK LOW				60	ns
T21	MADE24, M/-IO, A0-A23 Invalid to -CDSFDBK HIGH				60	ns
T22	-CMD LOW to D0-D7 Valid (READ Cycle)				60	ns
T23	-CMD HIGH to D0-D7 Tristate				40	ns
T24	D0-D7 Valid to -CMD LOW (WRITE Cycle)		0			ns
T25	D0-D7 Hold from -CMD HIGH (WRITE Cycle)		30			ns
T26	POSI/O Input Valid to POS Data Valid				175	ns
T27	-CMD LOW to POS Register Data Valid				30	ns
T28	POS Register Data Valid to POSI/O Valid				500	ns
T29	CHRESET Width		100			ns
T30	-SETCHK LOW to -CHCK LOW				30	ns
T31	CHRESET HIGH to -CHCK, -BDENBL, -DEN, -MEMWR, -MEMRD, -IOWR, -IORD, HIGH				30	ns
T32	CHRESET HIGH to D0-D7 Tristate				30	ns


Notes:

1. Typical Values are at $T_A = 25^\circ C$, $V_{CC} = 5V$.
2. Minimum DC input is $-0.3V$. During transitions, inputs may undershoot to $-2.0V$ for periods less than 20ns.
3. Capacitances measured at $25^\circ C$. Sample tested only.



AC TIMING OUTPUT CAPACITANCE LOADINGS



EPB2001

OUTPUT PINS	LOAD CAPACITANCE
-CS0-7, -DEN, DT/-R, POSI/O 0-15, -WRPOS, -RDPOS	50pF
-BDENBL, -MEMRD, -MEMWR, -IORD, -IOWR	200pF
-CDSFDBK, -CHCK, D0-D7	240pF



EPB2001 WAVEFORMS





AC OPERATING CHARACTERISTICS

EPB2002

 $(V_{CC} = 5V \pm 5\%, T_A = 0^\circ C \text{ to } 70^\circ C)$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
T40	-ADL Width		40			ns
T41	-RDPOS LOW to D0-D4 Valid				50	ns
T42	D0-D4 Hold from -RDPOS HIGH		30			ns
T43	D0-D4 Set-up to -WRPOS LOW		0			ns
T44	D0-D4 Hold from -WRPOS HIGH		20			ns
T45	D0-D4 Valid to POS Register Output Valid				20	ns
T46	SELO-1, -SEL2-3 Set-up to -ADL LOW		10			ns
T47	SELO-1, -SEL2-3 Hold from -ADL HIGH		25			ns
T48	-BUSREQ, -BRSTREQ to -PREEMPT LOW				70	ns
T49	ARB/-GNT LOW to -PREEMPT HIGH				50	ns
T50	-BUSREQ, -BRSTREQ HIGH to BUSGNT LOW				40	ns
T51	-BRSTREQ HIGH to -BURST HIGH				45	ns
T52	ARB/-GNT Width			300		ns
T53	ARB/-GNT LOW to -BURST LOW				50	ns
T54	ARB/-GNT LOW to BUSGNT HIGH				60	ns
T55	ARB/-GNT HIGH to ARB0-ARB3 Valid				50	ns
T56	ARB/-GNT LOW to ARB0-ARB3 Hi-Z				50	ns
T57	ARB0-ARB3 Set-up to ARB/-GNT LOW		50			ns
T58	CHRESET HIGH to BUSGNT, -BURST, -PREEMPT, ARB0-ARB3 inactive				50	ns



Notes:

1. Typical Values are at $T_A = 25^\circ C$, $V_{CC} = 5V$.
2. Minimum DC input is $-0.3V$. During transitions, inputs may undershoot to $-2.0V$ for periods less than 20ns.
3. Capacitances measured at $25^\circ C$. Sample tested only.

AC TIMING OUTPUT CAPACITANCE LOADINGS

EPB2002

OUTPUT PINS	LOAD CAPACITANCE
-BURST, -PREEMPT, ARB0-ARB3	200pF
D0-D4	240pF
BUSGNT	50pF



2



**MULTIPLE ARRAY MATRIX
HIGH DENSITY EPLDs**

FEATURES

- Erasable, User-Configurable CMOS EPLDs capable of implementing high density custom logic functions
- Advanced 0.8 micron double-metal CMOS EPROM technology
- Multiple Array Matrix Architecture optimized for speed and density
 - Typical clock frequency = 50MHz
 - Programmable Interconnect Array (PIA) simplifies routing
 - Flexible Macrocells increase utilization
 - Programmable clock control
 - Expander product terms implement complex logic functions
- MAX+PLUS development system eases design
 - Runs on IBM-AT and compatible machines
 - Hierarchical schematic capture with 7400 series TTL and custom Macrofunctions
 - State machine and Boolean entry
 - Graphical delay path calculator
 - Automatic error location
 - Timing simulation
 - Graphical interactive entry of waveforms

ADVANCED INFORMATION

SPECIFICATIONS SUBJECT TO CHANGE

GENERAL DESCRIPTION

The Altera Multiple Array Matrix (MAX) family of EPLDs provides a User-Configurable, High-Density solution to general purpose logic integration requirements. With the combination of innovative architecture and state of the art process, the MAX EPLDs offer LSI density, without sacrificing speed.

The MAX architecture makes it ideal for replacing large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only 3% of the 128 Macrocells available in the EPM5128. Similarly, a 74151 8 to 1 multiplexer consumes less than one percent of the over 1,000 product terms in the EPM5128. This allows the designer to replace 50 or more TTL packages with just one MAX EPLD. The family comes in a range of densities, shown below. By standardizing on a few MAX building blocks, the designer can replace hundreds of different 7400 series part numbers currently used in most digital systems.

The family is based on an architecture of flexible Macrocells grouped together into Logic Array Blocks (LABs). Within the LAB is a group of additional product terms called Expander Product Terms. These Expanders are used and shared by the Macrocells, allowing complex functions, up to 35 product terms, to be easily implemented in a single Macrocell. A Programmable Interconnect Array (PIA) globally routes all signals within devices containing more than one LAB. This architecture is fabricated on an advanced 0.8 micron CMOS EPROM process, yielding devices with 3

MAX FAMILY MEMBERS

FEATURE	EPM	5016	5024	5032	5064	5127	5128
MACROCELLS		16	24	32	64	128	128
MAX FLIP FLOPS		16	24	32	64	128	128
MAX LATCHES ⁽¹⁾		32	48	64	128	256	256
MAX INPUTS ⁽²⁾		15	19	23	35	35	59
MAX OUTPUTS		8	12	16	28	28	52
PACKAGES		20D	24D	28D	40D	40D	68J
				28J	44J	44J	68G

KEY: D - DIP J - J-LEAD CHIP CARRIER G - PIN GRID ARRAY


Notes: (1) When all Expander Product Terms are used to implement latches.

(2) With one output.



Figure 1.

DEDICATED INPUTS
KEY MAX FEATURES



times the integration density at twice the system clock speed of the largest current generation EPLD.


The density and flexibility of the MAX family is accessed using the MAX+PLUS development system. A PC based design system, MAX+PLUS is optimized specifically for the MAX architecture, providing efficient design processing within the time it takes to erase an EPLD. A hierarchical schematic entry mechanism is used to capture the design. State Machine, Truth Table and Boolean Equation entry mechanisms are also supported, and may be mixed with schematic capture. The powerful Design Processor performs minimization and logic synthesis, then automatically fits into the desired EPLD. Design verification is done using a timing simulator, which provides full A.C. simulation, along with an interactive graphic waveform editor package to speed waveform creation and debugging. During design processing a sophisticated automatic error locator shows exactly where the error occurred by popping the designer back into the schematic at the exact error location.

FUNCTIONAL DESCRIPTION

THE LOGIC ARRAY BLOCK

The Logic Array Block, shown in Figure 2, is the heart of the MAX architecture. It consists of a Macrocell Array, Expander Product Term Array, and an I/O Block. The number of Macrocells, Expanders, and I/O vary, depending upon the device used. Global feedback of all signals is provided within an LAB, giving each functional block complete access to the LAB resources. The LAB itself is fed by the Programmable Interconnect Array and dedicated input bus. The feedbacks of the Macrocells and I/O pins feed the PIA, providing access to them by other LABs in the device. MAX EPLDs having a single LAB use a global bus, and a PIA is not needed.

Figure 2. LAB BLOCK DIAGRAM



THE MAX MACROCELL


Traditionally, PLDs have been divided into either PLA (programmable AND, programmable OR), or PAL (programmable AND, fixed OR) architectures. PLDs of the latter type provide faster input-to-output delays, but can be inefficient due to fixed allocation of product terms. Statistical analysis of PLD logic designs has shown that 70% of all logic functions (per Macrocell) require 3 product terms or less.

The Macrocell structure of MAX has been optimized to handle variable product term requirements. As shown in Figure 3, each Macrocell consists of a product term array and a configurable register. In the MAX Macrocell, combinatorial logic is implemented with 3 product terms OR'ed together, which then feeds an XOR gate. The second input to the XOR gate is also controlled by a product term, providing the ability to control active high or active low logic. The MAX+PLUS software will also use this gate to implement com-

plex mutually exclusive-OR arithmetic logic functions, or to do DeMorgan's inversion, reducing the number of product terms required to implement a function.

If more product terms are required to implement a given function, they may be added to the Macrocell from the Expander Product Term Array. These additional product terms may be added to any Macrocell, allowing the designer to build gate intensive logic, such as address decoders, adders, comparators, and complex state machines, without using extra Macrocells.


The register within a MAX Macrocell may be programmed to either D, T, JK, or SR operation. It may alternately be configured as a flow-through latch for minimum input to output delays, or bypassed entirely for purely combinatorial logic. In addition, each register supports both asynchronous preset and clear, allowing asynchronous loading of counters or shift registers, as found in many standard TTL functions. These registers may be clocked with a synchronous system clock, or clocked independently from the logic array.



EXPANDER PRODUCT TERMS

The Expander Product Terms, as shown in Figure 4, are fed by the Dedicated Input Bus, the Programmable Interconnect Array, the Macrocell Feedback, Expanders themselves, and the I/O pin feedbacks. The outputs of the Expanders then go to each and every product term in the Macrocell Array. This allows Expanders to be "shared" by the product terms in the Logic Array Block. One Expander may feed all Macrocells in the LAB, or even multiple product terms in the same Macrocell. Since these Expanders feed the secondary product terms (Preset, Clear, Clock, and Output Enable) of each Macrocell, complex logic functions may be implemented without utilizing another Macrocell. Likewise, Expanders may feed and be shared by other Expanders, to implement complex multi-level logic and input latches.

Figure 4.




THE I/O BLOCK

Separate from the Macrocell Array is the I/O Control Block of the LAB. Figure 5 shows the I/O block diagram. The tristate buffer is controlled by a Macrocell product term, and drives the I/O pad. The input of this buffer comes from a Macrocell within the associated LAB. The feedback path from the I/O pin may feed other blocks within the LAB, as well as PIA.

By decoupling the I/O pins from the flip-flops, all the registers in the LAB are "buried," allowing the I/O pins to be used as dedicated outputs, Bi-directional outputs, or as additional dedicated inputs. Therefore, applications requiring many buried flip-flops, such as counters, shift registers, and state machines, no longer consume both the Macrocell register and the associated I/O pin, as in earlier devices.

Figure 5. I/O CONTROL



THE PROGRAMMABLE

INTERCONNECT ARRAY

A major problem which has limited PLD density and speed has been signal routing, i.e. getting signals from one Macrocell to another. For smaller devices, a single array is used and all signals are available to all Macrocells. But, as the devices increase in density, the number of signals being routed becomes very large, increasing the amount of silicon used for interconnections. Also, because the signal must be global, the added loading on the internal connection path reduces the overall speed performance of the device. The MAX architecture solves these problems. It is based on the concept of small, flexible Logic Array Blocks, which, in the larger devices, are interconnected by a Programmable Interconnect Array, or PIA.

The Programmable Interconnect Array solves interconnect limitations by routing only the signals needed by each LAB. The architecture is designed so that every signal on the chip is within the PIA. The PIA is then programmed to give each LAB access to the signals that it requires. Consequently, each LAB receives only the signals needed. This effectively solves any routing problems that may arise in a design, without degrading the performance of the device. Unlike masked or programmable gate arrays, which induce variable delays dependent on routing, the PIA has a fixed delay from point to point. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic.

FAMILY MEMBERS

The MAX family is an entire set of modular building blocks, optimized for high speed and high density. Listed below are the 6 current members of the family.

EPM5128

- 128 Macrocells in 8 LABs
- 8 Dedicated Inputs, 52 Bi-directional I/O pins
- Programmable Interconnect Array
- Available in 68 Pin JLC, PLCC, and PGA


The 128 Macrocells in the EPM5128 are divided into 8 Logic Array Blocks, 16 per LAB. There are 256 Expander Product Terms, 32 per LAB, to be used and shared by the Macrocells within each

LAB. Each LAB is interconnected with a Programmable Interconnect Array, allowing all signals to be routed throughout the chip.

The speed and density of the EPM5128 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multi-function chips. With greater than 25 times the functionality of 20 pin PLDS, the EPM5128 allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the EPM5128 reduces board space, part count, and increases system reliability.

Figure 6.

EPM5128 BLOCK DIAGRAM



FEATURES						
INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA
8	52	8	16	128	256	YES


EPM5127

- 128 Macrocells in 8 LABs
- 8 dedicated inputs, 28 Bi-directional I/O pins
- 256 Expander Product Terms
- Programmable Interconnect Array
- Available in 40 Pin CDIP, PDIP, and 44 Pin JLC or PLCC

The EPM5127 packs the same LSI density of the EMP5128 into a smaller, 40 pin DIP or 44 pin JLC package. Designed for applications in which large

amounts of logic must be packed into a very small area, the EPM5127 is ideally suited for applications which require large amounts of buried logic.

It has the same number of Macrocells and expanders as the EPM5128, and a Programmable Interconnect Array to allow communications between the LABs. Each LAB has an I/O block, with LABs A, D, E and H having 4 Bi-directional tri-stateable I/O pins, and the rest having 3 I/O pins. Like all other EPLDs in the MAX family, these I/O pins support dual feedback. In this way any Macrocells may be buried, with only the output of Macrocells needed off-chip connected to I/O pins.



FEATURES						
INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA
8	28	8	16	128	256	YES

EPM5064

- 64 MAX Macrocells in 4 LABs
- 8 Dedicated Inputs, 28 tri-stateable, Bi-directional I/O pins
- Programmable Interconnect Array
- Available in 40 Pin CDIP, PDIP, and 44 Pin JLCC, PLCC


The EPM5064 block diagram is shown in Figure 8. It has 16 Macrocells and 32 Expander Product Terms in each of its 4 Logic Array Blocks. Decoupled from the Macrocells in the LABs, each I/O

control block has 7 I/O pins. Therefore, if each I/O pin was fed by a Macrocell, there are still 9 buried Macrocells per LAB that may be used for embedded logic. The signals generated within each LAB are routed to every LAB through the Programmable Interconnect Array.

The EPM5064 is perfect for designs with large I/O requirements, along with healthy amounts of buried logic. Excellent for a wide range of applications, the EPM5064 can reduce board space by absorbing large amounts of glue logic. Due to the large number of I/O pins, 16 bit data paths are no problem.

Figure 8.

EPM5064 BLOCK DIAGRAM



FEATURES

INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA
8	28	4	16	64	128	YES

EPM5032

- High performance, high density replacement for TTL, 74HC, and custom logic
- 32 Macrocells, 64 Expander Product Terms in one LAB
- 8 dedicated inputs, 16 I/O pins
- Small outline 28 Pin 300Mil CDIP, PDIP, or 28 Pin JLCC, PLCC package


Available in a 28 pin 300 mil DIP or JLCC, the EPM5032 represents the densest EPLD of this size. 8 dedicated inputs and 16 Bi-directional I/O pins communicate to one Logic Array Block. In the

EPM5032 LAB there are 32 Macrocells and 64 Expander Product Terms. Figure 9 shows that even if all of the I/O pins are being driven by Macrocells, there are still 16 "buried" Macrocells available. All inputs, Macrocells and I/O pins are interconnected with the LAB.

The speed and density of the EPM5032 makes it a natural for all types of applications. With just this one device, the designer can implement complex state machines, registered logic, and combinatorial "glue" logic, without using multiple chips. This architectural flexibility allows the EPM5032 to replace multi-chip TTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.

Figure 9.

EPM5032 BLOCK DIAGRAM



FEATURES							
INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA	
8	16	1	32	32	64	NO	

EPM5024


- High speed, high density MAX EPLD
- Full MAX Macrocell features
 - Programmable flip-flop or flow through latch
 - Asynchronous Clear and Preset
- 24 Macrocells, 48 Expanders in one LAB
- 24 pin 300 mil CDIP, PDIP packages

Shown in Figure 10, the EPM5024 touts 24

Macrocells and 48 Expander Product Terms in its one Logic Array Block. As with all MAX EPLDs, there are 8 dedicated inputs, with one that may be configured as a synchronous clock line for high speed clocking applications. 12 of the 24 Macrocells may be connected to the 12 Bi-directional I/O pins on this device. Alternately, the tri-stateable I/O pins may be used as dedicated inputs, or Bi-directional I/O. This part features superior logic density in a 24 pin 300 mil DIP.

Figure 10.

EPM5024 BLOCK DIAGRAM



FEATURES							
INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA	
8	12	1	24	24	48	NO	

EPM5016

- 16 Macrocells and 32 Expander Product Terms in one MAX Logic Array Block
- 8 dedicated inputs, 8 Bi-directional I/O pins
- Synchronous or programmable clocking
- Flow-through latch capability for fast latched applications
- Available in 20 pin CDIP and PDIP


The EPM5016 provides 16 Macrocells in a 20 pin

DIP package. Like all members of the MAX family, it has 8 dedicated inputs. In its one LAB, there are 32 Expander product terms that may be used and shared by the product terms in the Macrocell array. The 16 Macrocells in the Macrocell Array feed 8 I/O pads. Refer to Figure 11.

This device is ideally suited for applications where generic 20 pin PLDs do not have the flexibility or density needed. Typical applications include state machines, fast latched address decoders, or large shift registers or counters, which a typical 20 pin device could not support. These are excellent examples of EPM5016 applications.

Figure 11.

EPM5016 BLOCK DIAGRAM



FEATURES						
INPUTS	I/O PINS	LABS	MACROCELLS PER LAB	TOTAL MACROCELLS	EXPANDERS	PIA
8	8	1	16	16	32	NO

GENERAL DESCRIPTION

The Altera MAX+PLUS Development System represents a complete hardware and software solution for implementing designs into Altera's MAX (Multiple Array Matrix) family of EPLDs. MAX+PLUS is a sophisticated Computer Aided Design (CAD) system that includes design entry, design simulation, and device programming. Hosted on an IBM PC-AT or compatible machine, MAX+PLUS gives the designer the tools to quickly and efficiently implement complex logic designs. A block diagram is shown in Figure 12.

Designs are entered in MAX+PLUS using a hierarchical graphic editor. This editor has such features as multiple windows, multiple zoom levels, unlimited hierarchy levels, symbol editing, and a library of 7400 series devices in addition to basic SSI gate and register primitives. Also available is a Timing Calculator, in which the designer may pick two places in the schematic, and the software will

display typical timing between those two points. Boolean Equation, Netlist, State Machines and Truth Table entry mechanisms may be used in conjunction with the graphic editor, giving added flexibility to the design environment.


In addition to a hierarchical design environment, MAX+PLUS has a sophisticated processing engine to exploit the MAX architecture. MAX+PLUS uses an advanced logic synthesizer and heuristic rules to process a design into a file for programming and/or simulation.

MAX+PLUS features a powerful event-driven simulator which displays typical timing results in an interactive waveform editor display. In this waveform editor, input vector waveforms may be directly modified and a new simulation run immediately.

Unlike most design environments, MAX+PLUS is unified, with all sections controlled by the Supervisor and Data Base Manager. By unifying the software, MAX+PLUS can offer an automatic error locator. If a design rule has been violated, the error processor will list an error message, the probable cause, and pop the designer into the schematic to the exact node where the mistake was made.

Figure 12.

MAX+PLUS BLOCK DIAGRAM



DESIGN ENTRY

Design entry is easily accomplished with MAX+PLUS. MAX+PLUS provides multiple entry mechanisms, including traditional Boolean equation entry. Also available are State Machine and Truth Table entry, using a high-level state machine language. Because MAX EPLDs offer the designer large amounts of logic capability, Altera has created a Hierarchical Graphic Editor to ease the design process.

GRAPHIC EDITOR

The hierarchical design approach used by the graphic editor allows the designer to work with either a top-down or a bottom-up approach. The top down method allows the designer to start with a high level block diagram, and then move down and design each block individually. The bottom up method allows the simulation and verification of small building blocks, which may then be pieced together into a final design.

A typical screen shot of the graphic editor is shown in Figure 13. It is mouse driven and uses pull down menus or single keystrokes to enter commands. Aiding in the design task is a library of 7400 series MSI and SSI logic gates. The designer may use these and/or create his own custom symbols. Custom functions are easily created in the hierarchy by first designing the function. Then a symbol is made, which represents that schematic. In this way a custom function may be used

in multiple places in the current design, or saved and used in subsequent designs.

The function of any symbol created may be defined using graphic entry, state machine, Boolean, or truth table descriptions. This provides a wide range of flexibility for the designer, allowing Boolean equations to be combined with state machine entry in a hierarchical schematic.

The timing calculator within the graphic editor gives the designer instant feedback concerning timing delays inherent in a path. By placing two probes on different parts of the schematic, the designer immediately knows the worst case timing of the processed design. This is a valuable addition for design debugging and documentation.


DESIGN PROCESSOR

After the design is entered, a push of the mouse button invokes the powerful MAX+PLUS processor. First a netlist is extracted from the complete hierarchical design. During the extraction process, design rules are checked for any errors, and if errors are found, the error processor leads the designer directly to the schematic location where the error occurred. The extracted design is placed in the database, and the design is ready to be processed.

The versatile MAX architecture, with its Expander Product Terms and mutual exclusivity, requires a dedicated processor to take optimal advantage of the MAX features, one that does much more than simplify logic. The logic synthesizer in MAX+PLUS uses several knowledge-based

Figure 13.

MAX+PLUS GRAPHIC EDITOR SCREEN



SUPERVISOR AND

ERROR PROCESSOR

All facets of the MAX+PLUS system are overseen by the Supervisor and Data Base Manager. By tying all of the software together, the designer has a unified operational environment. All the software has the same "look and feel", so that complex commands and languages are not needed.

Automatic error processing is an added benefit of this approach. If an error occurs during the processing of the design, the software will automatically tell the user what the error is, and the probable cause. Then, by pressing a single key, the software will automatically go to the schematic in the graphic editor and pinpoint the location of the error.

NOTE: For a full functional description consult the MAX+PLUS data sheet in the software section.

synthesis rules to factor and map logic onto the multi-level MAX architecture. It will then choose the mapping approach that ensures the most efficient use of the silicon resources. The synthesizer will also remove any unused logic or registers from the design.

The next module in the design processor is the filter. Its function is similar to a placement and router used in semicustom gate arrays. Using heuristic rules, it takes the synthesized design and optimally places it within the chosen MAX EPLD. With the larger devices, it also routes the signals across the Programmable Interconnect Array, freeing the designer from interconnection issues.

TIMING SIMULATOR

Rounding out the software offering is a powerful timing simulator to aid in the verification and debugging of MAX designs. The simulator is a graphical, event driven software package that yields true, worst case timings based upon user-defined input vectors.


Waveforms may be viewed using a Graphical Waveform Editor, which allows graphical definitions and editing of input waveforms. The designer can define his input waveform using the mouse to draw the actual waveform as a function of time. There are also powerful waveform editing commands, all menu driven, to aid in the development of the input vectors. Such options as pre-defining, copying, and repeating waveforms are all available to the user. If graphical definition is not desired, there is a powerful vector description language for developing input vectors.

The simulator itself has all the capabilities one would expect from this type of design environment. Observing buried nodes, accessing flip-flop control inputs, and initializing and forcing nodes to specified values are all available within the timing simulator. The user may also specify breakpoints during the simulation itself, and execute subroutines dependant upon the breakpoints. All of these tools aid the designer in verifying and debugging the design, even before breadboarding.

The simulator also has advanced A.C. timing detection. The software will warn the user when set-up and hold times to flip flops are being violated, and when there is oscillation present in the simulation. Also, the user may define a minimum pulse width, in which any pulse within the design that is smaller than a certain size will be classified as a glitch and the designer will be informed.

ALTERA**128 MACROCELL
HIGH DENSITY MAX EPLD****EPM5127
EPM5128****FEATURES**

- Erasable, User-Configurable LSI circuits capable of implementing High-Density custom logic functions.
- Advanced 0.8 micron double metal CMOS EPROM technology yields tpd = 35 ns and 33MHz clock frequency.
- Multiple Array Matrix Architecture optimized for speed and density.
 - 128 Macrocells replaces up to 50 TTL SSI and MSI components.
 - 256 Expander Product Terms put the logic where it is needed.
 - Programmable clock option allows independent clocking of all registers.
 - Programmable Interconnect Array simplifies routing.
 - Programmable Registers implement D, T, JK, SR flip-flops with asynchronous Preset and Clear, or Flow-Through Latch function.
- CAD support from Altera's MAX+PLUS Development System featuring hierarchical schematic capture, 7400 series symbol library, and timing simulation.
- EPM5128 is packaged in a 68 pin ceramic (window) and plastic (one-time-programmable) JLCC, PLCC and in a 68 pin PGA.

CONNECTION DIAGRAM**ADVANCED INFORMATION**

SPECIFICATIONS SUBJECT TO CHANGE

GENERAL DESCRIPTION

The Altera Multiple Array Matrix (MAX) family of EPLDs provides a User-Configurable, High-Density solution to general purpose logic integration requirements. With the combination of innovative architecture and state of the art process, the MAX EPLDs offer LSI density without sacrificing speed.

The EPM5128 and EPM5127 are designed to replace large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only 3% of the 128 Macrocells available in the EPLD. Similarly, a 74151 8 to 1 multiplexer consumes less than 1% of the over 1,000 product terms which are provided. This allows the designer to replace 50 or more TTL packages with just one EPM5127 or EPM5128.

Available in a 68 pin PGA and a 68 pin J-leaded chip carrier packages, the EPM5128 contains 128 Macrocells, allowing up to 60 inputs or 52 outputs. The EPM5127 also contains 128 Macrocells, but is packaged in a 40 DIP or 44 pin J-leaded chip carrier. It allows up to 36 inputs or up to 28 outputs.

The 128 macrocells in each device are divided into 8 Logic Array Blocks that are interconnected via a Programmable Interconnect Array, allowing 100% routing of all internal signals. The 16 macrocells within each Logic Array Block contain a programmable AND, fixed OR, Exclusive OR architecture feeding a register that may be programmed as a D, T, JK, SR flip-flop, a Flow Through Latch, or entirely bypassed for purely combinatorial logic. For a detailed look at the MAX macrocell, refer to the Family Overview on page 136 of this databook.

There are 256 Expander Product Terms within the EPM5127 and EPM5128, equally divided between the 8 Logic Array Blocks. The 32 Expanders in each LAB may be used and shared by all macrocells within each LAB.


Programming the EPM5127 and EPM5128 is accomplished by using the Altera MAX+PLUS PC-based Development System which supports hierarchical schematic entry, Boolean equation, and state machine design. The powerful MAX+PLUS compiler employs logic synthesis and minimization techniques to process and fit the design to any of the MAX family EPLDs. Design verification and timing analysis may be performed using the Timing Simulator or Delay Predictor included in MAX+PLUS. The finished design may then be programmed into the target device on the designer's desktop within minutes.

REV. 1.0

FEATURES

- Erasable, User-Configurable, High-Density replacement for TTL and 74HC logic.
- Advanced 0.8 micron CMOS EPROM technology.
- High speed tpd = 20ns and 83MHz clock frequencies.
- Programmable I/O architecture providing up to 24 inputs and 16 outputs.
- 32 Macrocells providing registered and combinatorial operation.
- Programmable registers configurable as Flow Through Latches or D, T, SR or JK flip-flops with individual Asynchronous Clear and Preset controls.
- Independent clocking of all registers or synchronous registered operation from one system clock.
- Expander Product Term Array supplies 64 additional product terms to all macrocells or 32 additional latches.
- 100% generically testable—provides 100% programming yield.
- Programmable security bit protects proprietary designs.
- MAX+PLUS software supports hierarchical Graphic Editor, State Machine, Truth Table and Boolean Equation entry.
- Available in a 28 pin, 300 mil, DIP and a 28 pin J-leaded chip carrier.

CONNECTION DIAGRAM



GENERAL DESCRIPTION

The Altera EPM5032 is a User-Configurable, High-Performance MAX (Multiple Array Matrix) CMOS EPLD. The EPM5032 is a high-density replacement for SSI and MSI TTL and 74HC logic. In addition, it can integrate multiple 20 and 24 pin PLD devices. Available in a 28 pin, 300 mil DIP or in a 28 pin J-leaded chip carrier, the EPM5032 accommodates designs with up to 24 inputs and 16 outputs.

The EPM5032 architecture is based on one flexible Logic Array Block (LAB), shown in Figure 1, that encompasses three components: the Macrocell Array, the Expander Product Term Array, and the I/O Control block.

The Macrocell Array contains 32 MAX macrocells. Each macrocell has a programmable AND, fixed OR array and a configurable register that provides D, T, JK, SR, or Flow Through Latch operation with independent, programmable clock options. All macrocells can implement active high or active low combinatorial, registered and latched operations. Each macrocell contains 8 product terms for logic implementation, but if needed, the Expander Product Term array will supply additional product terms.

The Expander Product Term Array is a programmable AND structure with inversion that supplies the Macrocell Array with up to 64 additional product terms or with up to 32 asynchronous latches.


The EPM5032 has 16 bidirectional I/O pins that can be configured for dedicated input, dedicated output, or bidirectional operation. Each I/O pin has a dedicated feedback path to the Global Bus. The I/O Control block contains 16 tristate buffers which can be programmed to decouple the pins from the Macrocell Array thus separating the macrocell and I/O pin feedbacks. Macrocells and I/O pins have separate feedbacks, enabling the user to bury macrocell logic and retain the pins for input. This feature is called "dual feedback."

EPM5032 designs are developed and programmed using Altera's MAX+PLUS (Programmable Logic User System) PC-based development system. MAX+PLUS is a complete development system offering high level entry tools, design

PRELIMINARY DATA

NOTICE: THIS IS NOT A FINAL SPECIFICATION. SOME PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

Figure 1. EPM5032 Logic Array Block Diagram



compilation, full timing simulation and device programming. Design entry is via the hierarchical Graphic Editor, State Machine, Truth Table and Boolean Equation entries. The Compiler performs automatic error detection and location, to simplify design rule checking and error correction. Logic minimization and synthesis are automatically performed to optimize all submitted designs. The Compiler also places the optimized logic, generating a resource utilization report and a device programming file. An EPM5032 may then be programmed using standard Altera programming hardware and the appropriate EPM5032 adaptor.

FUNCTIONAL DESCRIPTION

Figure 1 shows the block diagram of the EPM5032. Externally, the device provides 8 dedicated data inputs and has 16 bidirectional I/O pins which can be configured for input, output, or bidirectional operation.

Internally, the EPM5032 has one LAB. The LAB contains a Macrocell Array with 32 macrocells, an Expander Product Term Array with 64 product terms, and a user-configurable I/O Control block. All internal signals, as well as input and feedback signals, are connected to the EPM5032 Global Bus.


MACROCELL ARRAY

The Macrocell Array shown in Figure 2 contains 32 MAX macrocells. All macrocells are interconnected via the Global Bus which routes all input, I/O feedback, macrocell feedback, and Expander Product Term signals between the macrocells. The I/O and macrocell feedbacks are independent of each other, as all macrocells are "buried" or disjoint from the I/O pins. Each macrocell remains buried, until the user specifies an I/O connection; Up to 16 macrocells may be connected to the I/O pins.

Each EPM5032 macrocell, shown in Figure 3, contains a programmable AND, fixed OR array and an user-configurable register architecture. Inputs into the AND array come from the true and complemented signals of the 8 dedicated inputs, 32 macrocell and 16 I/O pins. Inputs also come from the Expander Product Term Array, providing 32 to 64 additional inputs. (See Expander Product Term Array).


The AND-OR array implements all combinatorial logic such as decoders, adders, and the simpler NAND, NOR, OR, AND functions. The array is an EPROM array which provides 8 product terms per macrocell. Three product terms are dedicated for

Figure 2. EPM5032 Block Diagram



NOTE: Figures within () pertain to J-leaded packages.

Figure 3. Macrocell Array



logic implementation and the remainder for control logic. These 3 terms are OR'ed together forming a Sum-Of-Product result that is then XOR'ed with a single product term. This single term controls logic inversion. By setting this inversion term to logic true or "1", the Sum-Of-Product result is always complemented providing active low operation.

In addition, the XOR gate provides the ability to implement arithmetic or mutually exclusive logic functions such as MUX'es, with a minimal use of Expander Product Terms or additional macrocells. MAX+PLUS software automatically programs the single product term to represent the mutually exclusive logic via logic synthesis. The XOR result is then routed to the programmable register for registered function or by-passed for combinatorial logic. The combinatorial or registered output then feeds back to the Global Bus and may also be connected to the I/O block for output.

PROGRAMMABLE REGISTER

Each of the EPM5032's 32 registers may be individually configured as D, T, JK, or SR flip-flops, or as a Flow Through Latches, as in Figure 4. All registers may be clocked with the system clock

input from Pin 2 (DIP) or Pin 9 (Jlead), or independently clocked by a dedicated product term within its macrocell AND array; All registers are positive edge triggered.


Each register also supports both Asynchronous Preset and Clear. As shown in Figure 3, product terms in the AND array generate the control logic for these operations. Single product terms control the active low Asynchronous Clear and Asynchronous Preset.

If more product terms are required for logic implementation of control logic, additional product terms may be taken from the Expander Product Term Array; each macrocell treats the Expander Product Terms as data inputs.

EXPANDER PRODUCT TERM ARRAY

The EPM5032's Expander Product Term Array, shown in Figure 5, supplies up to 64 Expander Product Terms available for use by all macrocells. The Expander Product Term Array is an AND-INVERT array where each product term is a function of the array inputs. Expander Product Term Array inputs are the true and complemented signals of all dedicated inputs, macrocell feedbacks, I/O pins, and Expander Product Terms. For

Figure 4. Register Configuration



every I/O pin configured as an input, two Expander product terms are removed.


The Expander Product Term Array feeds the Global Bus. Logic implemented with Expanders may be shared by all macrocells, thereby saving resources. Expanders also route back into the Expander Product Term Array, enabling Expanders to be cross-coupled for asynchronous latches. The EPM5032 Expanders can implement up to 32 Latches. This allows Expanders to augment either combinatorial or registered logic as needed by each design.

I/O CONTROL BLOCK


The I/O Control Block contains 16 programmable tristate buffers and I/O pins with optional feedbacks as shown in Figure 6. Each I/O pin may be configured for dedicated input, or a macrocell may be connected to an I/O pin allowing the pin to be used as a dedicated output, or as a bi-directional pin. For outputs, the tristate control can be permanently enabled by setting it to logic "1" or controlled by logic. As shown in Figure 3, one product term within the macrocell is the Output Enable control for the tristate output buffer; this product term stays unused if the macrocell remains buried.

I/O feedback and the macrocell feedback are

Figure 5. Expander Product Term Array



independent and global. This architectural feature called "dual feedback" enables the I/O pin to be used as an output, and as an input when the Output Enable is disabled. Input pin and register intensive applications such as state machines may successfully use "dual feedback", storing state variables in buried macrocells while using the I/O pins for both inputs and outputs.



DESIGN RECOMMENDATION

Operation of devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability. These devices contain circuitry to protect the input against damage to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

For proper operation, input and output pins must be constrained to the range GND (V_{in} or V_{out}) V_{cc} . Unused inputs must be tied to an appropriate logic level either V_{cc} or GND. Each set of V_{cc} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least 0.2 microfarad must be connected between V_{cc} and GND. For the most effective decoupling, each V_{cc} pin should be separately decoupled to GND, directly at the device.

As with any CMOS device, power is a function of frequency and internal nodes switching. It is recommended that current consumption be measured after the design is completed and placed in the board.

TIMING DELAYS


With MAX+PLUS and the EPM5032, time delays may be easily determined (See EPM5032 TIMING MODEL). The EPM5032 has fixed internal delays, allowing the user to determine the operating frequency for any design. For complete timing information, MAX+PLUS provides a complete timing simulator.

FUNCTIONAL TESTING

The EPM5032 is fully functional tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EPM5032 allows test program patterns to be used and then erased. This facility to use application independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices.

Figure 7. AC Test Conditions



Power supply transients can affect AC measurements, simultaneous transitions of multiple outputs should be avoided for accurate measurement.

Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

DESIGN SECURITY

The EPM5032 contains a programmable design security feature that controls access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.



Figure 8. I_{CC} VS f_{MAX} 

Figure 9. Output Drive Currents



MAX+PLUS SOFTWARE

DESIGN ENTRY

MAX+PLUS supports a variety of design entry methods. Boolean Equation entry is available for entering simple combinatorial logic and register functions. State Machine Entry may be used to enter designs in a high level language syntax, as well as Truth Table inputs. Since MAX EPLDs offer the designer large amount of logic capability, Altera has created a hierarchical Graphic Editor to ease the design process.

MAX+PLUS will also accept various 3rd party netlists, as well as existing EPLD designs implemented with Altera's A+PLUS or Intel's iPLDs or iPLDS II systems.

The hierarchical Graphic Editor is a mouse driven, multiple windowed environment utilizing pop-up menus for entering commands.

The hierarchical Graphic Editor supports design entry with TTL symbols selected from the MAX+PLUS MacroFunction library of over 100 7400 series and special purpose MacroFunctions, as well as gate-level primitives such as NAND, AND, OR gates and registers; All MacroFunctions have been optimized for the MAX architecture. Since the Graphic Editor supports hierarchies, designers may also define and store multi-leveled, custom MacroFunctions.

An additional feature of the hierarchical Graphic Editor is the Delay Predictor. This tool provides instant feedback concerning the timing of the processed design. By placing the mouse cursor at

the starting point and then at the end point, the user may determine the shortest and longest propagation delays of speed critical paths. The result of the calculation is displayed at the bottom of the Graphic Editor. This is a valuable tool for design debugging and documentation.

DESIGN COMPILER

The MAX+PLUS Design Processor offers automatic error checking, logic synthesis and minimization, and automatic design fitting. The Compiler first extracts the netlist from the submitted design; at this time, the Compiler flattens the design and checks it for design rules violations. If errors are found, the Compiler features automatic error location, finding and highlighting the offending logic. After design rule checking, the Compiler applies sophisticated logic synthesis and minimization algorithms to delete redundant logic and reformat the design into an optimal configuration; It also automatically fits the design. MAX+PLUS then issues a fitter report, showing the design implementation and resource utilization, and produces a programming object file.

ABSOLUTE MAXIMUM RATINGSCOMMERCIAL
OPERATING RANGES

Note: See Design Recommendations

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply voltage	With respect to GND note (3)	-2.0	7.0	V
V _{PP}	Programming supply voltage		-2.0	13.5	V
V _I	DC INPUT voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current			300	mA
I _{OUT}	DC OUTPUT current, per pin		-25	+25	mA
P _D	Power dissipation			1500	mW
T _{STG}	Storage temperature	No bias	-65	+150	°C
T _{AMB}	Ambient temperature	Under bias	0	+70	°C
T _J	Junction temperature	Under bias		150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CC}	Supply Voltage		4.75	5.25	V
V _I	INPUT voltage		0	V _{CC}	V
V _O	OUTPUT voltage		0	V _{CC}	V
T _A	Operating temperature	For Commercial	0	70	°C
T _A	Operating temperature	For Industrial	N/A	N/A	°C
T _C	Case temperature	For Military	N/A	N/A	°C
T _R	INPUT rise time			500	ns
T _F	INPUT fall time			500	ns

DC OPERATING CHARACTERISTICS(V_{CC} = 5V ±5%, T_A = 0°C to 70°C for Commercial)

Note (1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	HIGH level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.8	V
V _{OH}	HIGH level TTL output voltage	I _{OH} = -4mA DC	2.4			V
V _{OL}	LOW level output voltage	I _{OL} = 8mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		+10	μA
I _{OZ}	3-state output off-state current	V _O = V _{CC} or GND	-40		+40	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND No load		120		mA
I _{CC3}	V _{CC} supply current	V _I = V _{CC} or GND No load, f = 1.0 MHz note (4)		125		mA

CAPACITANCE

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1.0 MHz		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1.0 MHz		12	pF

AC CHARACTERISTICS

EPM5032-2, EPM5032

EPM5032

($V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for Commercial)

SYMBOL	PARAMETER	CONDITIONS	EPM5032-2			EPM5032			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PD1}	Input to non-registered output	$C_1 = 35pF$		20			25		ns
t_{PD2}	I/O input to non-registered output			20			25		ns
t_{IN}	Input pad and buffer delay			6			7		ns
t_{I0}	I/O input pad and buffer delay		6			7		ns	
t_{EXP}	Expander Array delay			13			16		ns
t_{LAD}	Logic Array Delay			8			11		ns
t_{LAC}	Logic Control Array Delay			6			8		ns
t_{OD}	Output buffer and pad delay	$C_1 = 35pF$		5			6		ns
t_{ZX}	Output buffer enable				8			10	
t_{XZ}	Output buffer disable	$C_1 = 5pF$ note (2)		8			10		ns
f_{MAX}	Maximum clock frequency	note (5)		83.3			71.4		MHz
t_{SU}	Register set-up time			5			5		ns
t_{LATCH}	Flow through latch delay			1			1		ns
t_{RD}	Register delay			1			1		ns
t_{COMB}	Combinatorial delay			1			1		ns
t_H	Register hold time			8			10		ns
t_{CH}	Clock high time			6			7		ns
t_{CL}	Clock low time			6			7		ns
t_{IC}	Clock delay			8			10		ns
t_{ICS}	System clock delay			3			4		ns
t_{FD}	Feedback delay			1			1		ns
t_{PRE}	Register preset time			6			7		ns
t_{CLR}	Register clear time			6			7		ns
t_{CNT}	Minimum clock period (register output feedback to register input—internal path)			15			18		ns
f_{CNT}	Internal maximum frequency ($1/t_{CNT}$)	note (4)		66.6			55.6		MHz

Notes:

1. Typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$.
2. Sample tested only for an output change of 500mV.
3. Minimum DC input is $-0.3V$. During transitions, the inputs may undershoot to 2.0V for periods less than 20ns.
4. Measured with device programmed as 32-Bit Counter.
5. f_{MAX} values shown represent the highest frequency for pipelined data.

Note:

These are typical values derived from design simulations. Call Altera Applications for the most recent values. (408) 984-2805 x102.

GRADE	AVAILABILITY
Commercial ($0^\circ C$ to $70^\circ C$)	EPM5032-2 EPM5032
Industrial ($-40^\circ C$ to $85^\circ C$)	Consult Factory
Military ($-55^\circ C$ to $125^\circ C$)	Consult Factory

* The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product applications are provided in military product drawings available from Altera marketing at 408/984-2805, ext. 101. These military product drawings should be used for the preparation of source control drawings.

2

Figure 10. Macrocell Delay Path





Figure 11. Switching Waveform



DESIGN SIMULATION

Verification and analysis of the completed design may be accomplished with the powerful timing simulator within MAX+PLUS. The Simulator is a interactive, event-driven simulator that yields true timing and functional characteristics of the compiled design.

Input stimulus can be defined using a straight-forward vector input language, or waveforms can be directly drawn using the Graphical Waveform Editor. Outputs may also be viewed in the Waveform Editor, or hardcopy tabular and waveform files may be printed out.

The Timing Simulator offers 1/10 nanosecond resolution as well as advanced features like hold time, set-up time, and oscillation detection.

DEVICE PROGRAMMING

The EPM5032 may be programmed on IBM AT, or compatible, and PS/2 computers using Altera hardware: the LP4 or LP5 programming card, the PLE3-12A Master Programmer, and the appropriate EPM5032 adaptor. These items are included in a complete PLDS-MAX development system or may be purchased separately. MAX+PLUS software is available as part of the PLDS-MAX system or as PLS-MAX, stand alone development software package. For complete information, please consult the MAX+PLUS development system datasheet.



THE FOLLOWING DESIGN GUIDELINES AND RECOMMENDATIONS APPLY TO ALL EPLD COMPONENTS IN THIS DATA BOOK

DESIGN RECOMMENDATIONS

Operation of devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability. These devices contain circuitry to protect the input against damage to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

For proper operation, it is recommended that opaque labels be placed over device window. Input and output pins must be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic level (e.g. either V_{CC} or GND). Each set of V_{CC} and GND pins must be shorted together directly at the device. Power supply decoupling capacitors of at least $0.1\mu F$ must be connected between each V_{CC} pin and GND. For the most effective decoupling, connect one capacitor between each set of V_{CC} and GND pins, directly at the device.

If more than 16 EPLD output pins are switching simultaneously take precautions to minimize system noise. If the EPLD is driving large capacitance loads, place a 100Ω resistor in-series with the output pin to avoid excess output switching.

TURBO-BIT

Some EPLDs contain a programmable option to control the automatic power down feature that enables the low standby power mode of the device. This option is controlled by a TURBO-BIT which can be set using A+PLUS. When the TURBO-BIT is programmed (Turbo = ON), the low standby power mode (I_{cc1}) is disabled. This renders the circuit less sensitive to V_{cc} noise transients which can be created by the power-up/power-down cycle when operating in the low power mode. The typical I_{cc} vs frequency data for both Turbo and Non-Turbo (low power) mode is shown in each EPLD data sheet. All AC values are tested with the TURBO-BIT programmed.

If the design requires low power operation then the TURBO-BIT should be disabled (Turbo = OFF). When operating in this mode, some AC parameters are subject to increase. Values given in the AC specifi-

cations section under "Non-Turbo Adder" must be added to the respective AC parameter to determine worst-case timing.

PROGRAM ERASURE

The erasure characteristics of EPLDs are such that erasure of the programmed connections begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms. It is important to note that sunlight and certain fluorescent lighting could erase a programmed EPLD since they have wavelengths in the range of 3000 to 4000 Angstroms. Extrapolated results suggest that constant exposure to room level fluorescent lighting could erase an EPLD in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. As a consequence, if the EPLD is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the EPLD window to prevent unintentional erasure.

The recommended erasure procedure for EPLDs is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms. The integrated exposure dose for erasure should be a minimum of $15w.sec/cm^2$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu W/cm^2$ power rating. EPLDs should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated exposure dose for an EPLD without damage is $7000 Wsec/cm^2$. This is approximately one week at $12000 \mu W/cm^2$. Exposure of EPLDs to high intensity UV light for long periods may cause permanent damage.

EPLDs may be erased and re-programmed as many times as needed using the recommended erasure exposure levels.

LATCH-UP & ESD PROTECTION

EPLD input, I/O and clock pins have been carefully designed to resist electrostatic discharge (ESD) and latch-up which are inherent to CMOS structures. Unless otherwise noted each of the EPLD pins will withstand voltage energy levels exceeding 1500 volts, per method specified by MIL STD 883C. The pins will not latch-up for input voltages between $-1V$ to $V_{CC} + 1V$ with currents up to 100 mA. During transitions, the inputs may undershoot to $-2.0V$ for periods less than 20 ns. Additionally, the programming pin is designed to resist latch-up to the 13.5 volt maximum device limit.



DEVELOPMENT PRODUCTS DATASHEETS**PAGE NO.**

Development Systems


EPLD DESIGN ENVIRONMENT	165
PLDS-ENCORE	166
PLCAD-SUPREME	167
PLDS-MAX	168
PLDS-SAM	169
PLDS-MCMAP	170
PLDS2	171

Development Software

PLS2	172
PLE40	178
PLSLIB-TTL	186
PLSME	196
PLSFSIM	199
PLS-MAX	203
PLS-SAM	211
PLS-MCKIT	215
PLSTART	216
PLAESW	219
ELECTRONIC BULLETIN BOARD	220

Programming Hardware

PLE3-12	221
PLED/J/G	222




Installed on an IBM-XT, AT (or compatible) or PS/2 computer, Altera EPLD development tools provide a fast, flexible and easy to learn CAE development environment.

They may be purchased as complete development systems or as individual software and hardware products.

EPLD designs may be entered in many convenient formats. These include schematic capture (basic gates through TTL MacroFunctions), Boolean equations,

State Machine and microcode assembler entry. Design Compilation performs logic minimization, automatic device fitting and generation of programming data in the standard JEDEC format. Device fitting is the PLD equivalent to an automatic place and route capability and is accomplished on a typical design in minutes. Design verification and device programming capabilities are also available. Altera development systems permit the use of many third party software and hardware products via appropriate interface programs.



ALTERA**PROGRAMMABLE
LOGIC DEVELOPMENT
SYSTEM-ENCORE****PLDS-ENCORE****PLDS-ENCORE CONTENTS**

- Complete PLCAD-SUPREME System.
- PLS-MAX Development System Software.
- PLS-SAM Development System Software.
- PLED5032 DIP Adapter.
- PLEJ5128 J-Lead Adapter.
- PLED448 DIP Adapter.
- PLED1400 DIP Adapter.
- PLAESW-PC, 12-Month Software Warranty and Update Service.
- Device Samples

PLDS-ENCORE contents may be purchased separately.

GENERAL DESCRIPTION

PLDS-ENCORE is the most comprehensive EPLD development software package available. It supports the entry, optimization, and verification of general purpose (EP-series and EPM-series), SAM, and BUSTER EPLDs. EP-Series and BUSTER designs are implemented with the PLCAD-SUPREME portion, which includes the A+PLUS design software, LogiCaps schematic capture, State Machine entry, TTL MacroFunctions, and Functional Simulation software applications. MAX EPLD designs are completed with the PLS-MAX software. The PLS-SAM software supports SAM EPLDs. This development system also includes the necessary programming card and basic programming adapters to program devices at your desktop.

PLDS-ENCORE provides full range support at a discounted price compared to purchasing each individual software application separately.

ORDER INFORMATION

PLDS-ENCORE (PC-AT)
PLDS-ENCORE/PS (PS/2 Model 50, 60, 70, 80)



REV. 1.0

PLCAD-SUPREME CONTENTS

- Complete PLDS2 System.
- PLE40, LogiCaps Schematic Capture Software.
- PLSLIB-TTL, TTL MacroFunction Library.
- PLSME, State Machine Entry Software.
- PLFSIM, Functional Simulation Software.
- PLED600, EP600/EP610 DIP Adapter.
- PLED900, EP900/EP910 DIP Adapter.
- PLEJ1800, EP1800J-Lead Adapter.
- PLAESW-PC, 12-Month Software Warranty and Update Service.
- Device Samples: EP320DC, EP1210DC, EP600DC, EP900DC, EP1800JC.


PLCAD-SUPREME contents may be purchased separately.

GENERAL DESCRIPTION

PLCAD-SUPREME provides all of the items contained within the PLDS2 system, plus additional software applications required for design entry and design verification. Also included is a master programming unit, various adapters, and device samples. PLCAD-SUPREME provides for complete design functionality across the full range of Altera general purpose EPLDs at a discounted price from purchasing each individual item separately.

ORDER INFORMATION

PLCAD-SUPREME (PC-AT or PS/2 Model 30)
PLCAD-SUPREME/PS (PS/2 Model 50, 60, 70, 80)



ALTERA**PROGRAMMABLE LOGIC
DEVELOPMENT SYSTEM—MAX****PLDS-MAX****PLDS-MAX CONTENTS****HARDWARE**

- Software Controlled Programmer Interface Card (LP4 or LP5).
- PLE3-12A Master Programming Unit.
- PLEJ5128 Adapter for EPM5128.
- PLED5032 Adapter for EPM5032.
- Device Samples.

SOFTWARE

- PLS-MAX Development Software.
- PLSME State Machine Entry.

SOFTWARE WARRANTY

- PLAESW-PC, 12 Month Software Warranty & Update Service.

ORDER INFORMATION


PLDS-MAX (PC-AT)
PLDS-MAX/PS (PS/2 Model 50, 60, 70, 80)

GENERAL DESCRIPTION

The Altera PLDS-MAX Development System is a unified CAE toolset for implementing designs in MAX (Multiple Array Matrix) EPLDs. PLDS-MAX provides design entry, design processing, timing simulation, and device programming on IBM PC-AT (or compatible), or PS/2 computers.

PLDS-MAX allows the rapid and efficient completion of MAX designs. Designs are entered using Hierarchical Schematic Entry, Boolean Equations, State Machines, or Truth Tables. The MAX+PLUS design processor minimizes, synthesizes (translates logic functions from optimal combinations of macrocells and expanders), and fits designs into targeted MAX EPLDs. Processing is completed in minutes. Interactive timing simulation and graphical editing of simulation inputs simplifies design verification. Device programming support translates design outputs into working silicon.

For existing Altera PLDS or PLCAD users, PLS-MAX (Programmable Logic Software) is available as a software enhancement to their current system.

**ALTERA**

REV. 1.0

PLDS-SAM CONTENTS

HARDWARE

- Software Controlled Programmer Interface Card.
- EPLD Master Programming Unit.
- PLED448 Programming Adapter for DIP EPS448.
- EPS448 Sample Device For Evaluation.

SOFTWARE

- PLS-SAM—SAM+PLUS programs and support files.
 - SAM Design Processor.
 - SAMSIM, Functional Simulator.
 - LogicMap-LogicMap Programming and Support Files.

DOCUMENTATION

- SAM+PLUS Reference Manual.

ORDER INFORMATION

PLDS-SAM (PC-AT or PS/2 Model 30)


PLDS-SAM/PS (PS/2 Model 50, 60, 70, 80)

GENERAL DESCRIPTION

The Altera PLDS-SAM (Programmable Logic Development System) represents a complete software and hardware solution to implementing State Machine and Microcoded applications into Altera's SAM family of Function-Specific EPLDs. PLDS-SAM is a comprehensive, easy to use system that encompasses design: entry with SAM+PLUS, design debugging with SAMSIM, and device programming with the Altera programming hardware.

The SAM+PLUS processing software accepts two forms of design entry, State Machine and assembly language, and automatically generates an industry standard JEDEC file. SAMSIM is an interactive functional simulator created specifically for verification of State Machine and Microcoded designs implemented in SAM EPLDs. The programming hardware consists of an Altera programming card, a Master Programming Unit, and programming adapter for programming the SAM EPLDs.

For existing Altera PLDS or PLCAD users, PLS-SAM (Programmable Logic Software) is available as a software enhancement to their current system.



ALTERA**PROGRAMMABLE LOGIC
DEVELOPMENT SYSTEM
MCMAP****PLDS-MCMAP****PLDS-MCMAP CONTENTS****HARDWARE**

- Software Controlled Programmer Interface Card (LP4).
- PLE3-12 Master Programming Unit.
- PLEJ2001 Adapter for EPB2001.
- Device Samples: EPB2001, EPB2002.

SOFTWARE

- PLS-MCKIT Development Software.


ORDER INFORMATION

PLDS-MCMAP (PC-AT or PS/2 Model 30)

GENERAL DESCRIPTION

The Altera PLDS-MCMAP System provides design entry, design processing, and device programming support for the EPB2001. The EPB2001 provides in a single chip all essential interface functions required between a PS/2 add-on card, or adapter, and the IBM PS/2 Micro Channel bus.

The Development software includes MCMAP, which features interactive, table-driven correct by construction design entry with real-time error checking, and automatic report generation for documentation. The designer is prompted for information concerning the programmable portions of the design: Board I.D. Chip Select Ranges, POS Register Control for address remapping, and POS I/O crosspoint configuration. MCMAP contains a compiler to transform design input into a programming file. Programming hardware is included to program EPB2001 devices with design information.



REV. 1.0

PLDS2 CONTENTS

HARDWARE

- Software Controlled Programmer Interface Card.
- EPLD Master Programming Unit PLE3-12 permits direct programming of Altera PE3XX (20 Pin) & EP12XX (40 Pin) devices.
- Two sample EPLDs for evaluation (EP320, EP600).
- PLED600 Programming adaptor.

DOCUMENTATION

- A+PLUS reference manual.

SOFTWARE

- PLS2—A+PLUS programs and support files.

SOFTWARE WARRANTY

- PLAESW-PC, 12-month extended software warranty & update service.


ORDER INFORMATION

PLDS2 (PC-AT or PS/2 Model 30)
PLDS2/PS (PS/2 Model 50, 60, 70, 80)

GENERAL DESCRIPTION

The Altera PLDS2 (Programmable Logic Development System) is a complete hardware and software solution that enables circuit designers to develop and implement custom logic circuits with Altera EPLDs. The system contains A+PLUS, Altera Programmable Logic User Software, which allows a wide variety of design input methods that suit the particular logic design task. These include Netlist, Boolean Equation, optional Schematic Capture, and optional State Machine design entries. A+PLUS includes a Design Processor which transforms the input format to optimized code used to program the targeted EPLD.

The Design Processor implements logic minimization, automatic EPLD part selection, architecture optimization, and design fitting. A+PLUS also allows MacroFunction design capability and functional simulation. In addition to A+PLUS, the PLDS2 system also contains a programming card and master programming unit used for device programming. The programming card fits into the expansion slot of the PC and connects via ribbon cable to the master programming unit. The programming hardware is fully software controlled via A+PLUS.




FEATURES

- Software support for all Altera General-Purpose EP-Series EPLDs.
- Software support for EPB1400 (BUSTER).
- Boolean Equation Design Entry.
- Automatic pin assignments.
- SALSA Logic Minimization.
- Device fitter optimizes device resources.
- Support for user-defined MacroFunctions.
- Optional Schematic Design Entry interfaces.
- Optional State Machine entry interfaces.
- Optional Functional Simulator interfaces.

GENERAL DESCRIPTION

A+PLUS, Altera Programmable logic user software, contained in the PLS2 product, is a series of software modules that transform a logic design into a programming file for general-purpose and function-specific Altera EPLDs. A+PLUS supports a variety of input formats that may be used individually or combined together to meet the needs of a particular logic design task. These include Schematic Capture, State Machine, Boolean Equation, and Netlist Design Entry.

A+PLUS includes a Design Processor which transforms the input format to optimized code used to program the targeted EPLD. The Design Processor implements logic minimization, automatic EPLD part selection, architecture optimization, and design fitting. A+PLUS also includes LogicMap software for device programming.



FUNCTIONAL DESCRIPTION

Figure 2 shows the Block Diagram of the A+PLUS development software. A+PLUS accepts four different design entry formats: Schematic Capture, Netlist Capture, Boolean Equations, or State Machine input. The designer is not restricted to just one entry method but may 'mix-and-match' methods to best meet the needs of the overall logic design. If necessary, the design entry format is converted to an Altera Design File (ADF) which is the common entry format for the A+PLUS software. The ADF is then submitted to the Altera Design Processor (ADP). The ADP is composed of a set of modules integrated together that produce an industry standard JEDEC code used to program the EPLD. The Design Processor also produces documentation showing minimized logic and EPLD utilization. Once the JEDEC file is produced, the user may functionally simulate the design. Finally, the user can program the EPLD with the LogicMap programming software and Altera programming hardware or qualified third party programmers.


DESIGN ENTRY

SCHEMATIC CAPTURE (Optional)

Logic Designs may be entered from schematic drawings by using the LogiCaps or other schematic capture packages. Schematic capture design entry allows the user to quickly construct a wide range of logic circuits. Designs entered with this method use library primitives in the form of low-level functions (input, basic gates, flip-flops, and I/O primitives) to high level TTL MacroFunctions. LogiCaps is mouse-driven and supports hardcopy printout and plots. As required, the schematic representation is converted to an ADF file and processed by the A+PLUS software. For a more detailed description see the PLE40 LogiCaps data sheet.

LogiCaps is a high performance schematic capture package that has been optimized for entering designs destined for Altera EPLDs. It is the primary design entry platform for any member of the Altera EPLD family. When used in conjunction with TTL and user defined MacroFunction libraries, LogiCaps becomes the essential tool for the design of high density EPLDs.

The optional Altera design library is a collection of high level MSI building blocks which allow the LogiCaps user to enter designs in a "block manner".




MacroFunction Libraries allow EPLD designs to be entered in LogiCaps using popular 7400 series symbols.


An initial primitive symbol library contains basic gate, flip-flop and I/O symbols as well as the most commonly used TTL SSI and MSI functions. Other design libraries include an extensive TTL 7400 series symbol library, and user-defined libraries. In addition, each library also contains logic functions not available in standard TTL or CMOS devices. Examples include counters implemented with toggle flip-flops, combination up/down counter with left/right shift register, and inhibit gates.

NETLIST ENTRY

The A+PLUS software directly supports netlist entry via the Altera Design File (ADF). Using a standard text editor, a netlist which describes the circuit is created by using a simple, high-level, design language. The netlist may contain basic gates, I/O architectures, boolean equations, and TTL MacroFunction descriptions. In addition, user defined comments and white space may be freely employed throughout the ADF file. The completed file is then submitted to the Design Processor. This entry method also permits circuit designers to utilize netlist outputs (e.g. from workstations or schematic capture packages not support by A+PLUS) that have been translated into ADF format.

Figure 2. Altera EPLD Design Environment (EP-Series and EPB1400)





3

BOOLEAN EQUATION

The Altera Design Processor compiles Boolean equation designs that are written in a simple design language. The source for the design may be created with any convenient text editor. The language supports free-form entry of all syntactical elements. Boolean equations need not be entered in sum-of-products form since the Design Processor will expand equations automatically. The multi-pass design processor/compiler has the ability to support intermediate equations. This feature permits significant reduction in the size of the Boolean equation source code and allow the designer to define the logic in the most natural conceptual manner.

STATE MACHINE (Optional)

Designs that are easily represented with state diagrams may be entered via the State Machine approach. This method uses a high-level language description featuring IF-THEN constructs, Case statements and Truth Tables. This design entry supports both Mealy and Moore state machines. Outputs of the state machine may be defined conditionally or unconditionally allowing flexible output structures that can be merged with other portions of the design. In addition, multiple state machines may be linked within the same design. Boolean equations are allowed offering the definition of high level intermediate logic expression. The software will also select the flipflops type for the particular design. For more information on State Machine design entry see the PLSME data sheet.

DESIGN PROCESSOR

The Altera Design Processor (ADP) consists of a series of modules that translate design information from a variety of input sources into a JEDEC Standard File used to program the EPLD. This process is automatic and requires minimal assistance on the part of the logic designer.

DESIGN FLATTENING

A+PLUS accepts design files from one or more of the design entry methods. Once the design has been submitted, the first function of the Altera Design Processor is to "flatten" the design from high-level MacroFunctions to low-level gate primitives. In order for designs to be flattened, information from the MacroFunction Behavioral Library is transferred to the design flattener, which in turn decomposes all MacroFunctions to their primitive gate equivalents.

MACROMUNCHING AND DEFAULT MODES

Once the design is flattened, the design processor analyzes the complete logic circuit and removes unused gates and flip-flops from any MacroFunction

employed. This "MacroMuncher" allows the logic designer to freely employ high-level building blocks from the MacroFunction Symbol Libraries without the headaches of optimizing their use.

When MacroFunctions with unconnected inputs are detected, the design processor assigns "intelligent" default values. In general, active-high inputs default to GND and active-low inputs default to V_{CC} when left unconnected. This default mode is activated simply by leaving unused inputs without connections, thus eliminating "busy work" and enhancing productivity.

Once the design has been flattened, "munched", and all default values have been assigned, a secondary design file (SDF file) is produced for further processing.

TRANSLATION/MINIMIZATION

The Translator takes the SDF file and checks for logical completeness and consistency. For example, the Translator validates that no two logic function outputs are shorted and that all logic nodes have an origin. In the event that the designer has chosen an EPLD name of "AUTO", the Translator will automatically select the appropriate EPLD based on the logic requirements of the design.

Logic minimization of designs is provided by the Minimizer module. Minimization phases include Boolean minimization with a SALSA (Speedy Altera Logic Simplifying Algorithm) that yields superior results to other heuristic reduction techniques. DeMorgan's theorem inversion can be applied automatically to equations. The processor contains algorithms based on artificial intelligence techniques to select candidate equations that will best be represented by a complemented AND/OR function. This feature significantly reduces product-term demands that can be generated by complex logic functions. For Altera EPLDs with selectable flip-flops, the Minimizer checks which type of flip-flop yields a more efficient solution and converts architecture if necessary. The minimized logic can then be optionally passed to the Analyzer module which converts the file into human-readable format allowing the designer to examine the minimized logic.

DESIGN FITTING


The fully minimized design is now transferred to the Fitter. This fitting routine relies on algorithms based on artificial intelligence software techniques in order to place and route the logic requirements of the design into the specified EPLD, automatically providing full pin assignments.

The Fitter module matches the requests of the design with the resources of the EPLD. The Fitter process encompasses all EPLD architectural attributes such as variable product term distribution, programmable flipflops, local and global busses and I/O requirements. If the designer specifies a pin assignment,

the Fitter matches the request. If no pin assignments are made, the Fitter finds an optimized fit for the design. The Fitter produces a Utilization Report that shows which of the EPLD's resources were consumed by the design and how. Finally, the Assembler module converts the fitted requests into an image for the part in a JEDEC Standard File.

Figure 4. Design Processor


The A+PLUS Design Processor displays status information during the compilation process. Complex design require only minutes to convert from design entry to programmed EPLDs.



and connector. The programming unit contains zero-insertion-force sockets for easy device insertion. All programming waveforms and voltages are derived by the Altera programming card so that no additional power sources are necessary. A programming indicator lamp on the programming unit is illuminated when the unit is active.

Figure 5. Utilization Report

The Utilization Report documents which of the EPLD's resources have been utilized. Shown below is a small portion of the report.



LOGICMAP II

LogicMap II is the interface software that programs EPLDs from JEDEC files created by the Altera Design Processor. The program uses the Altera Super Adaptive Programming algorithm ASAP which significantly reduces device programming times. LogicMap II fully calibrates the programming environment and checks out the programming hardware when initiated. In addition, the program allows the designer to review the JEDEC object code generated by the Altera Design Processor in a structured manner. The program is fully menu driven and provides views of the device object code through a series of hierarchical windows. This feature permits low-level observation and editing of the design, viewed from a perspective similar to that of the logic diagram of the device in the datasheet. Individual EPROM bits within each Macrocell structure may be examined or changed if desired.

HARDWARE

LogicMap software is used to drive Altera programming hardware comprised of a software-configured programming card that occupies a single slot in the computer. Programming signals are transmitted to an external programming unit via a 30 inch ribbon cable

SYSTEM REQUIREMENTS

- IBM PC XT/AT (or compatible)
 - Monochrome, CGA, or EGA (recommended) display
 - 640K bytes of main memory
 - 10M byte (20M byte + recommended) hard disk drive
 - 360K or 1.2M byte floppy drive
 - MS-DOS or PC-DOS Version 2.0 or later (Version 3.2 or later recommended)
 - Full AT-format card slot for programming card (order PLDS2)
- IBM PS/2 Models 30, 50, 60, 70, 80
 - EGA, VGA display
 - 640K bytes of main memory
 - 20M byte hard disk drive
 - 3½ inch micro-floppy disk drive
 - MS-DOS or PC-DOS Version 3.0 or later
 - Microchannel card slot for programming card (order PLDS2/PS)

(Note: IBM PS/2 Model 30 users should order PLDS2)

ALTERA**LOGICAPS SCHEMATIC
CAPTURE SOFTWARE****PLE40****PLE40 CONTENTS****SOFTWARE**

- LogiCaps Schematic Capture.
- Printer/Plotter Interface.
- Standard Symbol Library.

PLE40 FEATURES


- Graphical Entry of Logic Schematics.
- Runs on IBM PC-AT (or compatible) and IBM PS/2 computers.
- Directly Interfaces with the Altera A+PLUS software system.
- Easy Mouse, Key, and Menu commands.
- Extensive on-line documentation.
- Dual window display mode.
- Multiple ZOOM levels.
- Orthogonal Rubberbanding of lines.
- Draw schematics up to 90" by 90".
- Tag and Drag editing.
- Area editing, save and load.
- User definable functions (MACROs).
- Schematic plotting with HP7475, 7580, and 7585 plotters.
- Support for CGA, EGA, VGA, or Hercules Graphics Cards.
- Standard Symbol Library contains 30 Macro-Functions and 80 MacroPrimitives.

GENERAL DESCRIPTION

Digital logic designs are often originally conceived in the form of a logic or schematic diagram. The engineer wishing to take advantage of the many benefits of the new high density programmable logic devices should not need to convert those designs to arcane Boolean logic equations simply to please the computer. Ideally the engineer should be able to directly enter the design in the original schematic form, then allow software to extract the equations. LogiCaps fulfills this task by allowing the user to literally draw the schematic on a computer screen. Additional benefits are realized by the electronic medium, such as the ease of editing designs.

ORDER INFORMATION


PLE40

**ALTERA**

REV. 3.0

FUNCTIONAL DESCRIPTION

LogiCaps is a fast, powerful, yet inexpensive schematic capture system that has been optimized for entering designs destined for Altera programmable logic devices. Schematic diagrams are drawn on the screen of a personal computer using a mouse; then, with a single command, a netlist file is generated ready to be programmed into silicon. LogiCaps complements the Altera Programmable Logic User System (A+PLUS), forming a complete interactive EPLD development system. An engineer could start with a blank "sheet" on a PC, then in minutes transform a circuit idea into a working, user configured integrated circuit.



Rubberbanding lines while moving symbols or areas makes editing an easy task.


The most frequently used functions—drawing and connecting lines, moving and copying objects, and just getting around in the drawing—are done by simple mouse motion or pressing a mouse button. Functions used less often are executed by pressing a single key, while those functions rarely used or requiring more data are selected from a nested command menu system. No command requires more than three key presses to execute, unless a file name or some other text is needed.

Commands follow a simple, intuitive format that eliminates the initial learning curve normally associated with software this powerful. Menus or prompts are always present telling you what to do next, and extensive on-line help information is available for every menu.

LogiCaps was designed with the WYSIWYG philosophy: What-You-See-Is-What-You-Get. There are no underlying data structure "surprises". The internal data structure is fully represented by the visible drawing. LogiCaps is so obvious in use, that you could easily become a proficient user within minutes of your first session!

Orthogonal rubberbanding means you may move symbols and areas of the drawing about and let the software worry about keeping the lines connected.

Mouse functions are context driven: if you press a



Line drawing on LogiCaps.

button with the cursor on a symbol, you probably want to do something with that symbol. If the cursor is on a line or on some text, you likely wish to move or copy that line or text. Otherwise perhaps you wish to draw a new line, move or copy an area, or make an interconnection dot. All of these things may be done using the mouse, and the selection happens in a natural, intuitive manner.

There are 5 line types and 4 character sets, providing flexibility in schematic drawings. Drawing size may be set for the standard A,B,C,D, or E sizes. Complex symbol shapes are stored as library files for compactness and maximum flexibility. Areas of drawings may be saved to and loaded from drawing files, allowing the user to build a library of standard modules that may later be combined in other applications. All of the function keys, in addition to having their pre-assigned functions, may be programmed to execute a user defined sequence of keystrokes (and/or mouse functions). These sequences may be as simple as executing one function, or as complex as entering a 2000 gate design complete with documentation and generating the ADF file.

The screen refresh rate of LogiCaps is faster than any other equivalent schematic capture system on the market. This makes for a highly responsive and productive software tool. In addition, many features are provided to make the drawing entry task as quick as possible. These features include a dual window capability, permitting the user to view two independent regions of the drawing at once and jumping between them at the press of a key. The dual window capability also allows you to have simultaneous views at different zoom levels: you can see both the trees AND the woods! Other features include quick jumps to previously saved locations, a sophisticated reference grid system for easy alignment of objects in the drawing, and special cursor key modes including panning across the drawing.

MAJOR FEATURES OF LOGICAPS

DRAW SCHEMATICS UP TO 90" BY 90"

Drawing size may be set to the standard A,B,C,D, or E sizes, plus the maximum size of 90" by 90". Objects are positioned on a .10" grid, providing 10 units per inch. Cursor coordinates are displayed as well as reference indices, so you always know your location within the drawing.

OUTPUTS ALTERA DESIGN FILE


LogiCaps produces an Altera Design File (ADF) netlist directly from the schematic drawing. No intermediate programs need to be executed; thus EPLD designs can be iterated without leaving the A+PLUS design environment.

EASY MOUSE, KEY, AND MENU COMMANDS

Sixty-two commands are arranged in a nested command menu structure for easy, consistent selection. Function and cursor keys and mouse commands add efficiency and speed to the Engineer/LogiCaps interface.

SELECTABLE DUAL WINDOW MODE

Allows the designer to see the overall schematic and yet be able to work in detail on part of the design




Dual windows allows you to see the trees AND the forest at the same time.

without needing to ZOOM in and out, or to view two different parts of the design and quickly jump back and forth between them.

MULTIPLE ZOOM LEVELS


Single keystroke commands allow an immediate change of perspective of the design. ZOOM-IN for detail; ZOOM-OUT for an overview. Multi-levels provide useful intermediate views that can be used for wider regional editing.



LogiCaps reads and writes drawing files, macro files, symbol library files, Help files and ADF files.

ORTHOGONAL RUBBERBANDING

LogiCaps features true orthogonal rubberbanding. This means that symbols and areas can be moved, and yet the connection wires retain 90-degree angles as they move to maintain the connectivity of the schematic. This enables the designer to "clean up" a design and make first-class drafting quality schematics.




Reference grid system is used to align objects.

ALTERA PRIMITIVE SYMBOL LIBRARY

Over 80 logic and I/O symbols provide the basic building blocks for logic schematics. Familiar names like "AND2" and "XOR" identify the logic symbols, and mnemonic symbols like "RORF" (Register Output, Register Feedback) define the EPLD I/O architecture configurations.

USER DEFINABLE MACROS

Frequently used command sequences can be saved by the user as macro recordings. These recordings may then be executed by a single keypress. This speeds design entry and allows customization of LogiCaps to suit the designer's own preferences.



The Altera Design File (ADF) netlist is directly generated by LogiCaps, ready for processing by A+PLUS.

TAG AND DRAG EDITING


To move an object to a new position is as simple as positioning the cursor on the object and pressing a button. An outline of the object can then be moved to the new location where another press of a button will move the object there. A different button can be used for making copies of the object if that is desired.

AREA EDITING FUNCTIONS

Whole areas of a schematic can be moved, copied, erased, saved, or loaded. This makes construction of repetitive sections of a design a snap. Through this technique a designer can build up his own library of sub-circuit functions that may be used in many different EPLD designs.

"WHAT YOU SEE IS WHAT YOU GET" DESIGN PHILOSOPHY

LogiCaps derives the netlist directly from the graphical drawing database. There are no hidden connections or broken nets that appear to be connected.




Help files are available for every menu. Shown here is a part of the Symbol menu help file.

EXTENSIVE ON-LINE DOCUMENTATION

Every menu includes a HELP function with explanation of all selections available in that menu. The primary menu HELP text also explains key functions and other aspects of the system.

DRAWING SIZES/REFERENCE LETTERS

Size	inches	millimeters
A	8½ × 11	216 × 279
B	17 × 11	432 × 279
C	22 × 17	558 × 432
D	34 × 22	864 × 558
E	44 × 34	1118 × 864
F	90 × 90	2286 × 2286



Window	Drawing	Symbol	Line	Text	Area	Macro	Quit	Help
MoveXY	Load	Enter	Enter	Enter	Boundary	Record		
Pan	Write	Move	Move	Move	Move	Play		
Tag	Delete	Copy	Copy	Copy	Copy	Stop		
Recall	Size	Delete	Delete	Delete	Delete	Assign		
Zoomset	Files	Reflect	Join	Select	Toggle	Clear		
Split	ADF	List	Select	Find	Load	Files		
Grid	Help	Find	Bend	Import	Write	Help		
Auto		Numbers	Rubberband	Borders	Files			
Color		Help	Help	Help	Help			
Help								

LogiCaps Main Command Menu (across the top) and sub-menus (columns under selections). All selections are made by a single keypress (first letter of name) and each menu includes a HELP selection.



















MOUSE MANUFACTURERS

LOGITECH, Inc.
 805 Veterans Blvd.
 Redwood City, CA 94301
 (415) 365-9852


MOUSE SYSTEMS Corp.
 2336H Walsh Ave.
 Santa Clara, CA 95051
 (408) 988-0211

LogiCaps




SYMBOL LIBRARY





The LogiCaps symbol library provides the building blocks for logic design. The drawing shown here is an example of LogiCaps plotter output.




BUSTER PRIMITIVES



PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME



PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME
PIN_NAME



ALTERA**TTL MacroFunction
Library****PLSLIB-TTL****PLSLIB-TTL CONTENTS**

- TTL MacroFunction Library Diskette.
- ADLIB, Altera Design Librarian Diskette.
- TTL MacroFunction User Manual.

PLSLIB-TTL FEATURES

- 100+ Different MacroFunctions.
- Allows High Level Design Entry.
- Used With LogiCaps Schematic Entry.
- Unused Gates Disappear.
- Increased Design Productivity.
- Runs on IBM PC-AT or PS/2 computers.

ORDER INFORMATION


PLSLIB-TTL

GENERAL DESCRIPTION

To increase design ease and productivity Altera has created MacroFunctions. These are high level building blocks that allow the user to design at the TTL level. This ability aids a first-time user since the TTL functions will already be familiar. The experienced EPLD user will also benefit by being able to increase design productivity with the use of MSI function blocks.

Most MacroFunctions are commonly used 7400 series SSI and MSI TTL parts. A few are specific to Altera and are particularly well suited for logic design with Altera EPLD architecture. These have been designed by EPLD design experts and contain inner logic behavior to maximize EPLD speed and utilization.

Altera MacroFunctions are very versatile. They can be used together with user designed MacroFunctions and/or with Altera low level logic primitives depending on the logic needed. The inputs and outputs of the EPLD to be programmed are specified with Altera I/O design primitives.



REV. 3.0

MACROFUNCTION LIBRARY

The PLSLIB-TTL library contains over 100 functions. This library includes the most commonly used TTL parts such as counters, decoders, encoders, shift registers, flip-flops, latches, multipliers, etc. The parts in the library were carefully chosen so that any TTL function not already in the library can be easily implemented using an existing part and some Altera low level gate primitives. The Table below shows the presently available MacroFunctions.

MACRO-MUNCHING

A unique function built into the A+PLUS Design Processor ensures that the use of MacroFunctions causes no loss of design efficiency. The A+PLUS Design Processor analyzes the complete logic circuit and automatically removes unused gates and flip-flops from any MacroFunction used. This Macro-Muncher allows the user the ease of designing at the TTL level with the efficiency of gate level design. It also alleviates the headaches associated with optimizing the use of TTL parts.

In Figure 2, the MacroFunction will use up to 8 Macrocells if all of the inputs and outputs are connected. For this application only half of the outputs are desired so only half of the Macrocells are needed. When this MacroFunction is put through the A+PLUS Design Processor it will only use 4 Macrocells.

USING MACROFUNCTIONS

The following example shows the ease of designing with MacroFunctions and the efficiency of using EPLDS. In this example, it is desired to design a chip that will act as a BCD counter that gives the user the ability to choose 1 of 4 different counting speeds

and have the outputs drive a seven-segment LED display. The basic strategy for the design is shown in Figure 3.

By looking at the Table of available MacroFunctions it is seen that the 7446 is a suitable seven-segment decoder, the 74162 is a BCD counter, the 74153 is a 4-to-1 multiplexer, and that FREQDIV is an Altera-provided frequency divider. So, everything needed in the design is already available in the MacroFunction Library.

To design the chip, the desired inputs and outputs are wired to Altera I/O design primitives and the MacroFunctions are wired together just as the actual TTL chips would be wired. The actual design is shown in Figure 4. The output primitive Y1 is connected to the output of the multiplexer to keep the number of P-terms under 8. Notice that the unused inputs and outputs of the MacroFunctions were left unconnected and how this helps alleviate design clutter.

Like all designs containing MacroFunctions, the Macro-Muncher takes a bite out of this design by eating the unused part of the 74153 and the rest of the unused logic in the design. Also notice the ease of inverting the CLEAR input to the 74162 MacroFunction. This would require another whole chip if the design was being done with individual chips.

This entire design containing 5 TTL functions is implemented in an EP600 using the A+PLUS Design Processor. Hence, the entire design is completed. It takes less time than it would take to wire the individual chips together, and it comes in one package which eliminates the chances of wiring mistakes.

On the following pages are the MacroFunctions that are presently available. They are compatible with the LogiCaps schematic capture package and are supported by A+PLUS.

TABLE OF AVAILABLE MACROFUNCTIONS

TYPE	AVAILABLE
Adders	7480, 7482, 7483, 74183, 8FADD
Comparators	7485, 74158, 8MCOMP, 74518
Converters	74184, 74185
Counters	7493, 74160, 74161, 74162, 74163, 74190, 74191, 74160T, 74161T, 74162T, 74163T, 74190T, 74191T, 74192T, 74193T, 74393, 8COUNT, 4COUNT, 16CUDSLR, UNICNT2, GRAY4
Decoders	7442, 7443, 7444, 7445, 7446, 7447, 7448, 7449, 74138, 74139, 74154, 7155, 74156
Flip-Flops	7470, 7471, 7472, 7473, 7474, 7476, 7478, 74173, 74174, 74175, 74273, 74374
Freq Divider	FREQDIV
Latches	7475, 7477, 74116, 74259, 74279, 74373, NANDLTCH, NORLTCH
Multipliers	74261, MULT2, MULT24, MULT4
Multiplexers	74147, 74148, 74151, 74153, 74157, 74158, 74298, 21MUX
Parity Generators	74180, 74280
Shift Registers	7491, 7494, 7496, 7499, 74164, 74165, 74166, 74178, 74179, 74194, 74198, 16CUDSLR, BARRELST, UNICNT2
SSI Functions	7400, 7402, 7404, 7408, 7410, 7411, 7420, 7421, 7427, 7430, 7432, 7486, INHB, CBUF
Storage Registers	7498, 74278
True/Comp Elements	7487
ALU	74181

USER DEFINED MACROFUNCTIONS

In addition to provided TTL elements, users may create their own MacroFunctions using ADLIB (Altera Design Librarian). ADLIB takes the custom logic functions described with basic gates, flip-flops, boolean equations and TTL symbols and automatically generates a MacroFunction symbol and behavioral description to be used with LogiCaps and A+PLUS. Users may define signal position and input default values within this newly created symbol. ADLIB is a powerful tool for creating customized MacroFunctions or hierarchical designs with many nested levels.

havioral description to be used with LogiCaps and A+PLUS. Users may define signal position and input default values within this newly created symbol. ADLIB is a powerful tool for creating customized MacroFunctions or hierarchical designs with many nested levels.

Figure 2.




Figure 3.



















Figure 4.





Macrofunction Library

SHIFT REGISTERS




PARITY GENERATORS




Macrofunction Library









COUNTERS










MULTIPLIERS



MUX/ENCODERS




LATCHES




Macrofunction Library

FLIP-FLOPS/REGISTERS




ADDERS




Macrofunction Library


DECODERS/DEMULTIPLEXERS



STORAGE REGISTERS






CONVERTERS




Macrofunction Library


COMPARATORS




TRUE/COMPLEMENT ELEMENT




ALU



FREQUENCY DIVIDER





SSI FUNCTIONS





Note: Many of these SSI functions are identical to the primitive library elements. The SSI TTL part number equivalents are included for completeness.


BUS PORTS



DUAL FEEDBACK



ACTIVE LOW INPUT



FEATURES

- Convenient form of design entry for state machine designs automatically transcribes high level descriptions into logical equivalents for automatic fitting and minimization into EPLDs.
- Standard format allows design to be merged with other state machines, schematic entry, Boolean equations, or netlist entry within a single EPLD.
- Sophisticated minimization algorithms in A+PLUS perform automatic reduction to improve device utilization. Automatic flip-flop selection optimizes state machine parameters.
- Multiple state machine definition allowed in one file. Flexible clock selection allows specification of any synchronous or asynchronous clock for any state machine.
- Truth table option allows the specification of random logic from functional definition.

PLSME CONTENTS

- State Machine Converter (SMV) diskette.
- A+PLUS State Machine Entry supplement.


ORDER INFORMATION

PLSME

FUNCTIONAL DESCRIPTION

State machines produce rugged designs with a minimum of logic. Unfortunately the development of state machines by hand involves a large amount of tedious work. With the advent of programmable logic, it became possible to implement very complicated state machines on a single chip since the logic array could implement very demanding logic structures, and the on-chip registers could serve as state registers. To make use of programmable logic, the designer was required to write out all the state equations and reduce them by hand. Because conventional programmable logic only offered inverted outputs, the designer had to apply De Morgan's inversion to the resultant logic by hand; a tedious time consuming operation. In the event that the design was incorrect or modified, the entire process had to be repeated.

Altera's PLSME and A+PLUS development system automatically transform high level state machine descriptions into device programming files. PLSME provides a state machine entry option in addition to the traditional entry methods currently available to A+PLUS (see fig. 1). Design information is entered using any standard (non document mode) text editor. It is then processed by the state machine converter to a standard Altera design file format (ADF). This common intermediate format allows the linking of multiple state machines, schematic, Boolean, or netlist entered design files, providing a rich development environment.



PLSME provides an easy to learn, and simple to use method of state machine design entry that frees the design engineer from the tedious hand conversion of high-level design information to logical requirements. PLSME automatically maps the design requirements into register and logic requirements which serve as input to the A+PLUS development software's automatic minimization and fitting algorithms.

FEATURES OF SYNTAX

STATE MACHINE DEFINITION

The syntax of state machine description is both simple and powerful. A state machine is defined by clock selection, state assignments coupled to state variables and transition definition.

The state clock can be selected from any available clock on the device. This includes the dedicated synchronous clocks, and any asynchronous clock. Asynchronous clocks are signals created from logical signals within the EPLD. This option, available on most EPLD's, allows the definition of rich clocking structures on a single chip. Multiple state machines can be defined on one part, each with a different clock if so desired.

State assignments are defined in a tabular format by output variable only. These are coupled to state registers by position in the table. The choice of register type is not required. Altera's design processor will automatically select the best register type to support the implementation's selections.

Definition of state transitions is accomplished with a simple IF/ THEN/ ELSE construct. Transitions are defined to be mutually exclusive so that there are no ambiguities about next state values. The power on state is reset to an all low value, allowing the designer to provide reliable operation at system start-up. Outputs can be associated with states in the state machine definition or external to it. If defined internal to the state machine they can be unconditional, asserted on entry

into a given state, or conditional, dependent on present state and external input signals or expressions. Outputs may be registered or combinatorial. The names associated with states can be used in logic equations outside the state machine definition, allowing easy interface to logic schematics.

Maintenance and modification of state machines is simple. High level modification of the IF/ THEN /ELSE statements allows redefinition of state transitions. Inclusion or deletion of states can be performed with similar simplicity. Addition or deletion of additional state variables, outputs, or inputs is supported. The high level descriptions are human readable. The understanding of complex logical structures becomes conceptually simple to support personnel, thus easing the maintenance of a complex design.

TRUTH TABLE DEFINITION

The syntax of truth table definition allows the high level description of logic requirements without Boolean equations. A truth table consists of input and output definition, and input and output pair specification. Valid input or output values or 0, 1 and X (don't care). Truth table outputs can be used as any Boolean statement can; as inputs to output primitives or logic. Such outputs can also be globally accessed outside the scope of their own file. See figure 3 for an example of truth table definition.





Figure 2. State Machine Example



MACHINE: dispenser
CLOCK: CLK
STATES: [DROPCUP POURDRNK]
S1: [0 0]
S2: [1 0]
S3: [0 1]

S1:
 IF COINDROP THEN S2
 % No outputs %

S2:
 S3

S3:
 IF CUPFULL THEN S1

BOOLEAN EQUATION DEFINITION

The Boolean equations section allows the standard definition of intermediate values which can be accessed by the state machine. This allows a high level description of otherwise discrete events, and eases the readability of the state machine definition.

INPUT/OUTPUT DEFINITION

The network section affords the designer control over the type of input and output structures that are desired within the device. The combination of all the above entry options within PLSME provides a powerful working environment for the logic designer.

Figure 3. Truth Table Example

T-TAB:	q4	q3	q2	q1	:	aa	bb	cc	dd	ee	ff	gg	:
%0%	0	0	0	0	:	0	0	0	0	0	0	1	:
%1%	0	0	0	1	:	1	0	0	1	1	1	1	:
%2%	0	0	1	1	:	0	1	0	0	1	0	0	:
%3%	0	0	1	0	:	0	1	1	0	0	0	0	:
%4%	0	1	1	0	:	1	0	1	1	0	0	0	:
%5%	0	1	1	1	:	0	0	1	0	0	1	0	:
%6%	0	1	0	1	:	0	0	0	0	0	1	0	:
%7%	0	1	0	0	:	0	1	1	1	0	0	1	:
%8%	1	1	0	0	:	0	0	0	0	0	0	0	:
%9%	1	1	0	1	:	0	0	1	1	0	0	0	:
%A%	1	1	1	1	:	0	0	0	1	0	0	0	:
%B%	1	1	1	0	:	1	0	0	0	0	1	0	:
%C%	1	0	1	0	:	0	0	0	0	1	1	1	:
%D%	1	0	1	1	:	1	1	0	0	0	0	0	:
%E%	1	0	0	1	:	0	0	0	0	1	1	0	:
%F%	1	0	0	0	:	0	0	0	1	1	1	0	:

Truth tables offer an alternative to Boolean logic equations. In this example all of the logic requirements for a seven-segment display are expressed in a truth table instead of as a series of 7 equations. Reduction of terms is performed automatically to provide efficient functional equivalents.


FEATURES

- Functional Simulation for Altera's entire family of EPLDs.
- Back-end integration with A+PLUS environment using JEDEC file for simulation.
- Easy definition of inputs using state tables, vector patterns or predefined patterns.
- Output formats include state table or graphic waveforms for on-screen display or hardcopy printout.
- Debugging ability with Break, Force, Save and Restore commands.
- Ability to access buried nodes within the design.
- Automatically computes the percent simulation coverage.
- Runs on IBM PC-AT (or compatible) or PS/2.

GENERAL DESCRIPTION

PLFSIM, the Altera Functional Simulator, provides a convenient and easy-to-use tool for testing the logical operation of any EPLD design. This software package requires the use of any general purpose text editor and is completely compatible with the A+PLUS development system. As a result, users may now enter designs, have them automatically fitted and optimized, then perform logic simulation without needing to commit a device to hardware.

In order to use PLFSIM, the user must have 3 files: a JEDEC file, a VECTOR file, and a COMMAND file. The JEDEC file is the design file created by the A+PLUS processor and contains all the logical information about the design. The VECTOR file contains the logic values that are to be applied to the inputs and is created with a text editor. A COMMAND file is used to tell PLFSIM what to do and when to do it. This "instruction list" may be created with a text



PLFSIM's interactive display of simulation results allows "logic-analyzer" like interaction with the Simulator.

editor for a "batch run" or the user may choose to enter commands interactively from the keyboard.

The output of PLFSIM consists of graphical waveforms as well as formatted state tables which may be displayed or printed. In addition, a command log may be generated which will store an "instruction list" for future use.

EASY DEFINITION OF

INPUT SIGNALS

PLFSIM is designed to allow flexible entry of input vectors. All input waveforms are defined in the VECTOR file. Standard state table entry is allowed as well as pattern entry for easy use of repetitious input waveforms. Legal input vectors include '1', '0', 'X' and 'Z' which allow complete simulation of the bidirectional architecture of the EPLD.

A set of inputs may be defined as a signal group which allows that group's input vector to be listed in hexadecimal, decimal, octal, or binary form. In addition, an input group can be given one of four pre-defined waveforms including Binary Count, Grey Code, Rotating Bit and Glitch Detector.

During simulation, the user can change between multiple VECTOR files to examine different aspects of the design as desired. Finally, simulation states from a given session can be "saved" and "restored" as initial conditions in a future session.

FLEXIBLE OUTPUT FORMATS

PLFSIM supports both waveform as well as tabular type outputs. The outputs formats are user-configured to show the logic states of input and output signals

as well as buried nodes. The "simulation coverage" is calculated and included in the output file to indicate how thoroughly the design was exercised. Both output files can be shown on the screen or stored to a disk and printed for permanent documentation.

```


FSIM Version 1.1 11/20/86
JEDEC file : 74191.JED
EPLD part  : EP600
    
```

C	Y	D	R	M
C L		N	C	N
L D	I	C	U	G O
E N	N	K	P	N Q
				N X
	1	7	0	1 0 0 0 1
1	1	7	1	0 0 F 0 1
	0	7	0	0 0 F 0 1
2	0	7	1	0 0 7 1 0
	1	7	0	0 0 7 1 0
3	1	9	1	0 0 8 1 0
	1	9	0	0 0 8 1 0
4	1	9	1	0 0 9 1 0
	1	9	0	0 0 9 1 0
5	1	9	1	0 0 A 1 0
	1	9	0	0 0 A 1 0
6	1	9	1	0 0 B 1 0

Simulation cover : 72%

Tabular output for 74191 counter.

Functional Simulator Block Diagram



POWERFUL COMMANDS

A complete set of simulation commands allows the user to check critical logic within a design in a succinct and straightforward manner. Users can specify commands to occur at particular events, such as during a given circuit condition or at an absolute simulation timestep. Users may force nodes to a chosen logic state to verify proper circuit behavior from any initial condition. The input waveforms from the VECTOR file can be superseded by another pattern at any point in time.

For debugging purposes simulation breakpoints can be set to halt execution when a specified event occurs. This "break" command provides designers the ability to detect illegal states. Once a break condition is met, a command sub-list is activated to provide status information or to enter into a separate procedure. So, for example, a break point might signal an illegal state, display the current output waveform on the screen, enter a legal state and continue with the simulation.

The commands may be entered interactively from the keyboard or may come from a pre-created command file. A command list that is entered interactively can be "logged" into a text file for future use. A command file can be called up at any point in the simulation process, including from another command file. This allows the nesting of command files so that, for example, a "break" command can execute a unique command file when a condition has been met.

CONTENTS

- Floppy disk containing all necessary software modules
- Inserts to A+PLUS User Manual for PLFSIM

SYSTEM REQUIREMENTS

- IBM XT, AT (or compatible) or PS/2 computer
- MS-DOS version 2.0 or later
- 640 Kbytes RAM
- Monochrome or Color monitor and card

SOFTWARE MAINTENANCE

AGREEMENTS

- PLAESW-PC—12 month renewable maintenance contract for all PC-based Altera software. This contract covers the PLFSIM software.


ORDERING INFORMATION

Order by product name: PLFSIM.

Table 1.
SIMULATION COMMANDS LISTED BY FUNCTION

FUNCTION	COMMAND
Node commands Set signals to specified logic levels.	FORCE INITIALIZE (INIT)
Information commands Provide data about commands, nodes and groups.	DESCRIBE (DESC) GROUP HELP STATUS SYMBOLS (SYMB)
Simulation control commands Control execution of the simulation.	BREAK CLEAR CONTINUE (CONT) QUIT SIMULATE (SIM)
Input commands Specify input to the simulator.	EXECUTE (EXEC) RESTORE (REST) SAVE VECTOR (VEC)
Output commands Specify the output format and display.	CYCLE DISPLAY (DISP) LOGFILE (LOG) PATTERN PLOT WATCH

FSIM Version 1.1 11/20/86
 JEDEC file : 74191.JED
 EPLD part : EP600



Simulation cover : 87%

Waveform output example for 4-bit synchronous counter.

FEATURES


- Unified Development system for the entire Multiple Array Matrix (MAX) family of EPLDs.
- Multiple design entry methods including a hierarchical Graphic Editor, Boolean Equations, and State Machine.
- Hierarchical Graphic Editor:
 - Supports multiple level schematics
 - 7400 Series TTL and special MacroFunctions optimized for MAX architecture.
 - User defined MacroFunctions.
 - Delay path Predictor.
- Logic Synthesis and minimization ensures quick and efficient design processing.
- Automatic Error Location.
- Interactive Timing Simulation.
- Graphical Waveform Editor for entering and editing input waveforms and viewing simulation results.
- Runs on IBM PS/2, PC-AT or compatible machines.

GENERAL DESCRIPTION

The Altera PLS-MAX Programmable Logic Development System is a unified CAE system for implementing designs into Altera's MAX (Multiple Array Matrix) family of EPLDs based on MAX+PLUS software. PLS-MAX includes design entry, design processing, and timing simulation. Hosted on a IBM PS/2, PC-AT or compatible machine, PLS-MAX gives the designer the tools to quickly and efficiently create complex logic designs.

The MAX+PLUS software compiles designs for MAX EPLDs in a matter of minutes. Designs may be entered using a variety of design entry mechanisms. MAX+PLUS supports hierarchical Graphic entry, Boolean Equation, State Machine, and Truth Table entry methods. The Graphic Editor features include tag and drag editing, multiple windows, multiple zoom levels, and a menu driven command structure. The Graphic Editor also has advanced features such as multiple hierarchy levels, symbol editing, and a library of 7400 series devices in addition to basic SSI gates. Boolean Equation, State Machine and Truth Table entry methods may

Figure 1. MAX+PLUS Block Diagram



be used separately or in conjunction with the Graphic Editor, giving added flexibility to the design environment.

In addition to multiple design entry mechanisms, MAX+PLUS includes a sophisticated Compiler to place designs within MAX EPLDs. The Compiler uses advanced logic synthesis and minimization techniques in conjunction with knowledge based fitting rules to efficiently place designs within the MAX family of EPLDs. A programming file created by the compiler is then used by the software to program MAX EPLDs using standard Altera programming hardware.

Simulations may be performed using a powerful event driven timing simulator within MAX+PLUS. This simulator interactively displays timing results in a graphical Waveform Editor display, as well as hard copy tabular and waveform output. The graphical Waveform Editor allows the entry and modifications of input vector waveforms, and logical operations on pairs of waveforms. A comparison between two simulations can be performed in the Waveform Editor, and the difference between the simulations are highlighted.

The integrated structure of the MAX+PLUS system features Automatic Error Location and Delay Prediction. If a design contains an error, MAX+PLUS not only flags the error, but takes the user to the actual location of the error in the original schematic. Propagation delays of critical

paths may be determined in the Graphic Editor using the Delay Predictor. By simply tagging first and last nodes with the cursor, the shortest and longest timing delay is calculated.

MAX+PLUS has a consistent graphical interface throughout, easing the use of all parts of the software. There is always on-line help to aid the user.

DESIGN ENTRY

MAX+PLUS supports a variety of design entry methods. Boolean Equation entry is available for entering simple combinatorial logic and register functions. State Machine Entry may be used to enter designs in a high level language syntax, as well as Truth Table inputs. Since MAX EPLDs offer the designer large amount of logic capability, Altera has created a hierarchical Graphic Editor to ease the design process.


MAX+PLUS will also accept various 3rd party netlists, as well as existing EPLD designs implemented with Altera's A+PLUS system, or Intel's iPLDS or iPLDS II systems.

GRAPHIC EDITOR

The hierarchical Graphic Editor supports top-down or bottom-up design methodology. In the top-down method, the designer starts with a high level block diagram, which defines the inputs and

Figure 2. Hierarchical Graphic Editor

The hierarchical Graphic Editor provides a multi-windowed, menu driven environment.



outputs of each block. Then the logic for each block is entered individually. The bottom up method allows the simulation and verification of small building blocks, which may then be pieced together into a final design.

The Graphic Editor itself is a mouse driven, multiple windowed environment utilizing pop up menus for entering commands. Optionally, commands may be entered using single keystrokes. The Graphic Editor is shown in Figure 2. The Hierarchy Window is shown at the top, and it lists all of the schematics used to make up the design. Navigation between hierarchy levels is accomplished by simply placing the mouse cursor on the name of the schematic to be edited and pressing a mouse button. Moving within the schematic is accomplished by auto-panning through the design, or via the Total View Window. The Total View Window shows the entire design, and by clicking the mouse on an area in the Total View Window, the user is automatically moved to that area of the schematic. The Error Report Window lists all warnings and errors of the compiled design, and by selecting an error with the cursor, the offending node and symbol are highlighted.

Actual editing of a design is done in the workspace area, and powerful features aid in the design cycle. Auxiliary windows in the Editor may be removed to enlarge the workspace area. One may choose from a library of over 100 7400-series and

special MacroFunctions, all of them optimized for the MAX architecture. Gate level primitives, such as NAND, AND, OR, EXCLUSIVE-OR gates and flip-flops are also provided. Since MAX+PLUS is a hierarchical environment, designers may create custom functions that may can be used in any schematic.

The user takes advantage of the hierarchy by creating and saving a design. A symbol for the function is created automatically, and may be modified with the symbol editor.


Tag and drag editing is used to move individual symbols, or areas may be defined and moved. Lines stay connected with true orthogonal rubberbanding. This means that symbols and areas can be moved and yet the connection wires retain clean 90-degree angles as they move to maintain the connectivity of the schematic. Hardcopy output of a completed design may be produced on an Epson FX compatible printer, or HP plotter.

SYMBOL EDITOR

If a symbol needs to be being modified, or a custom symbol created to represent a schematic, this may be accomplished using the Symbol Editor. The Symbol Editor is shown in Figure 3. In this environment the user defines the input and output stubs of the symbol and their position. The function of the symbol may be defined using Graphic

Figure 3. MAX+PLUS Symbol Editor Screen

The MAX+PLUS Symbol Editor allows the creation and editing of custom symbols for use by the hierarchical Graphic Editor.



Entry, State Machine, or Boolean descriptions. This provides a wide range of flexibility for the designer, allowing Boolean Equations to be mixed with State Machine entry in a hierarchical schematic. The created function may now be entered into the higher level schematic, or any schematic in subsequent designs.

SYMBOL LIBRARIES

The library provided with the MAX+PLUS system contains over 100 MacroFunctions to increase design productivity. This library includes the most commonly used 7400 series devices such as counters, decoders, encoders, shift registers, flip-flops, latches, and multipliers. Altera has created special MacroFunctions to take advantage of the MAX architecture. All MacroFunctions have been optimized to maximize speed and utilization. Table 1 shows the presently available MacroFunctions.

Since the Graphic Editor is hierarchical, any schematic created is automatically represented as a symbol. Thus the user can create a library of user-defined MacroFunctions in addition to those supplied by Altera.

DELAY PREDICTOR

An additional feature of the Graphic Editor is the Delay Predictor. This tool provides instant feedback concerning the timing of the processed design. By placing the mouse cursor at the starting point and then at the end point, the user may determine the minimum and maximum propagation delays of speed critical paths. The result of the calculation is displayed at the bottom of the Graphic Editor. This is a valuable tool for design debugging and documentation.

BOOLEAN ENTRY

Boolean Equations may be entered into the MAX+PLUS using a simple design language. The source for the design may be created with any convenient text editor. The language supports free-form entry of all syntactical elements. Boolean equations need not be entered in sum-of-products form, and intermediate equations are supported. This feature permits significant reduction in the size of the Boolean Equation source code and allows the designer to define the logic in the most natural conceptual manner.

STATE MACHINE

Designs that are easily represented with state diagrams may be entered via the State Machine approach. This method uses a high-level language description featuring IF-THEN constructs to define state transitions. Mealy and Moore state machines are supported in state machine entry. Outputs of the state machine may be defined conditionally or unconditionally, allowing flexible output structures that can be merged with other portions of the

Table 1. MacroFunction Library

ADDERS:	7480, 7482, 7483, 75183
ALU:	74181
COMPARATORS:	7485, 74518, 8MCOMP
CODE	
CONVERTERS:	74184, 74185
COUNTERS:	7493, 74160, 74161, 74162, 74163, 74190, 74191, 74192, 74193, 74393, 4COUNT, 8COUNT, UNICNT, 16CUDSLR, GRAY4
DECODERS:	7442, 7443, 7444, 7445, 7446, 7447, 7448, 7449, 74138, 74139, 74154, 74155, 74156
FLIP FLOPS:	7470, 7471, 7472, 7473, 7474, 7476, 7478, 74173, 74174, 74175, 74273, 74374
FREQUENCY	
DIVIDER:	FREQDIV
LATCHES:	7475, 7477, 74116, 74259, 74279, 74373, NANDLTCH, NORLTCH, INPLTCH
MULTIPLIERS:	74261, MULT2, MULT4, MULT24
MULTIPLEXERS:	74147, 74148, 74151, 74153, 74157, 74158, 74298
PARITY	
GENERATORS:	74180, 74280
SHIFT	
REGISTERS:	7491, 7494, 7499, 74164, 74165, 74166, 74178, 74179, 74194, 74198, 16CUDSLR, UNICNT, BARRLST
SSI GATES:	7400, 7402, 7404, 7408, 7410, 7411, 7420, 7421, 7427, 7430, 7432, 7486, INHB, CBUF
STORAGE	
REGISTERS:	7498, 74278
TRUE/COMP	
ELEMENT:	7487

design. Boolean equations are allowed offering the definition of high level intermediate logic expressions, and truth tables may be used to define the output equations.

The state machine file is then converted into a format that the MAX+PLUS software can process directly, or an automatically generated symbol of the state machine, including all inputs and outputs, can be loaded into the Graphic Editor to be integrated with other logic.

DESIGN PROCESSING

The Compiler, which processes MAX designs, is shown in Figure 5. There are a variety of options within the compiler. The degree of detail of the report file generated is user-defined and the

maximum number of errors and warnings before process termination can be set. The designer may toggle whether to extract a netlist file for simulation.

Also, if the design has been processed previously, and only a portion of the design has been changed, an incremental compile may be chosen, and only the changed parts of the design are re-extracted, decreasing the compilation time.

The first module extracts the netlist from each file used to define the design. At this time design rules are checked for any errors. If errors are found, the user has the option to directly edit the design using the hierarchical Graphic Editor. The Error Processor then invokes the Graphic Editor, and the error window is used to highlight the exact place where the error took place. An example of this is shown in Figure 4. The successfully extracted design is then built into a database by the Database Builder Module.

The Logic Synthesizer then works on the database. Logic synthesis translates and optimizes the user-defined logic for the MAX architecture. The design is first minimized using SALSA (Speedy Altera Logic Simplification Algorithm). Any unused logic in the design is automatically removed. The logic synthesizer uses several knowledge-based synthesis rules to factor and map logic within the

multi-level MAX architecture. It will then choose the approach that ensures the most efficient use of silicon resources.

The next module, the Fitter, uses heuristic rules to optimally place the synthesized design within the chosen MAX EPLD. If the EPM5128, EPM5127, or EPM5064 is used, the Fitter also routes the signals across the Programmable Interconnect Array, freeing the designer from having to worry about interconnection issues. A report is issued by the fitter, showing exactly how the design was implemented into the specified part, as well as any unused resources in the EPLD. As a result, the designer can use this to determine how much additional logic can be placed in the EPLD.


A simulator netlist may be extracted from the compiled design if simulation is desired. The Simulation Netlist Extractor creates a file for use by the Timing Simulator.

Finally, the Assembler takes the compiled design and creates a Programming Object File. This file is used with Altera hardware to program the desired part.

Because of the advanced synthesis and minimization techniques employed in the Compiler, designs are placed within the architecture in a matter of minutes. For example, a 16 bit counter/shift register compiles in under 3 minutes.

Figure 4. MAX+PLUS Error Processing

Error processing within MAX+PLUS automatically locates and highlights errors in the hierarchical Graphic Editor.



DESIGN SIMULATION

Verification and analysis of the completed design may be accomplished with the powerful timing simulator within MAX+PLUS. The Simulator is an interactive, event-driven simulator that yields true timing and functional characteristics of the compiled design.

Input stimulus can be defined using a straightforward vector input language, or waveforms can be directly drawn using the Graphical Waveform Editor. Outputs may also be viewed in the Waveform Editor, or hardcopy tabular and waveform files may be printed out.

SIMULATOR

The Simulator uses the Simulation Netlist file extracted from the compiled design to perform timing simulation with 1/10 nanosecond resolution. A command file may be used for batch operation, or commands may be entered interactively. Simulator commands allow the user to perform such things as breaking the simulation dependant on user-defined conditions, forcing and grouping nodes, and A.C. timing detection.

The simulator will warn the user if flip-flop set-up or hold times have been violated. Minimum pulse

width and period of oscillation are user-defined time periods. If a pulse is shorter than the minimum pulse width specified, the simulator will flag the user. Likewise, a period of oscillation may be defined, and if a node oscillates for longer than the specified time, the simulator warns of this condition.


GRAPHICAL WAVEFORM EDITOR

The Waveform Editor is a mouse driven menu environment in which timing waveforms are viewed and edited. It functions as a logic analyzer, giving the ability to observe the results of a simulation. Simulated waveforms can be viewed and manipulated at any one of multiple zoom levels. Nodes may be added, deleted, and combined into busses. These busses may contain up to 32 signals, which may be represented in binary, octal, or hexadecimal format. Logical operators may also be performed on pairs of waveforms, so that waveforms may be inverted, OR'd, AND'd, or even XOR'ed together.

The Waveform Editor includes sophisticated editing features so that input vectors may be defined and modified. The input waveforms are created using the mouse and familiar text editing commands. Waveforms may be copied, patterns can be repeated, and blocks may be moved and

Figure 5. MAX+PLUS Compiler Screen

The MAX+PLUS Compiler uses minimization, Logic Synthesis and heuristic fitting algorithms to place designs into MAX EPLDs.



copied. For example, all or part of a waveform may be contracted to simulate the increase in clock frequency.

The Graphical Waveform Editor can also compare and highlight the difference between two different simulations. This way a simulation may be run, the results observed and edited, and then re-run, with the Waveform Editor showing the differences between the two simulations.

PLS-MAX CONTENTS

- Floppy diskettes containing all programs and files for MAX+PLUS software for both PC-AT and PS/2 platforms.
- Documentation.

DEVICE PROGRAMMING

Device programming can be integrated into the MAX+PLUS development environment. PLS-MAX combines the PLS-MAX development software with the basic programming hardware/software for MAX EPLDs. Adapters are included for programming the EPM5032 and EPM5128 devices. Additional adapters may be purchased separately to support other devices. MAX+PLUS programming software drives the PC-AT or PS/2 add in card and programming unit (PLE3-12A). The user can program and verify MAX EPLDs. One may also read the contents of a MAX device and use this information to program additional devices.

SYSTEM REQUIREMENTS

MINIMUM SYSTEM CONFIGURATION

- IBM PS/2 model 50 or higher, PC-AT or compatible computers.
- PC-DOS version 3.1 or higher.
- 640K bytes of RAM, recommended 1M byte Expanded Memory ⁽¹⁾.
- EGA, VGA, or Hercules Monochrome display.
- 20M byte hard disk drive.
- 1.2M byte 5¼" or 1.44M byte 3½" floppy disk drive.
- 3 button serial port mouse.
- Full card slot for programming.

RECOMMENDED SYSTEM CONFIGURATION


- IBM PS/2 model 70 or higher, or Compaq 386 20MHz computer.
- PC-DOS version 3.3.
- 640K bytes of RAM.
- 1M byte Expanded Memory with a LIM 3.2 compatible EMS driver.
- VGA graphics display.
- 20M byte hard disk.
- 1.2M byte 5¼" or 1.44M byte 3½" floppy disk drive.
- 3 button serial port mouse.
- Full Card slot for programming.

Notes:

- (1) Some larger designs may not compile or simulate without Expanded Memory.

Figure 6. Graphical Waveform Editor

The Waveform Editor allows entry and modifications of input stimulus, viewing, and comparing of simulator waveforms.



PLAESW-PC

A 12 month renewable warranty for all PC-based Altera software. This contract covers all software contained within PLS-MAX as well as all other Altera software owned by the registered user. PLAESW-PC includes automatic upgrade to each new revision of Altera software and guarantees software support for new MAX family EPLDs introduced by Altera. It also includes toll-free hotline and 24 hour modem interface to Altera Electronic Bulletin Service.

FEATURES

- Development software supporting Altera's Stand Alone Microsequencer (SAM) series of EPLDs.
- State Machine Design Entry.
- Assembly Language Design Entry.
- User Definable Macros.
- Interactive Functional Simulator with Virtual Logic Analyzer user interface.
- Disassembler for examination of Assembly Code during simulation.
- Fully supports Horizontal Cascading of multiple SAMs.
- Runs on PC-XT, PC-AT (or compatible) or PS/2 computers.
- Complete support of device programming through Altera programming hardware.
- Software only extension to existing Altera Development systems.


GENERAL DESCRIPTION

The Altera PLS-SAM (Programmable Logic Development Software) represents a complete software solution to implementing State Machine and Microcoded applications into Altera's SAM family of Function-Specific EPLDs. PLS-SAM is a comprehensive, easy to use system that encompasses design entry with SAM+PLUS, design debugging with SAMSIM, and device programming with Altera programming hardware.

The SAM+PLUS processing software accepts two forms of design entry and automatically generates an industry standard JEDEC file object code. SAMSIM is an interactive functional simulator created specifically for verification of State Machine and Microcoded designs implemented in SAM EPLDs.

For existing Altera A+PLUS users, PLS-SAM (Programmable Logic Software) is available as a software enhancement to their current system.

Figure 1. PLDS-SAM Block Diagram



FUNCTIONAL DESCRIPTION

Figure 1 shows a Block Diagram of the SAM+PLUS development system. Design entry with SAM+PLUS is done with either the Altera State Machine Input Language (ASMILE) or the Altera Assembly Language (ASM). With either method, a text-editor is used to create the input file. If the ASMILE language is used, a State Machine to Assembly converter will produce an Assembly Language file (ASM). The ASM file is passed on to the various modules that make up the SAM Design Processor (SDP). The SDP produces 3 outputs: an industry standard JEDEC file used to program the SAM EPLD, an Error Log file, and a Utilization Report file showing how the resources within the device have been used.

Once the JEDEC file is produced, the user may simulate the design using the SAMSIM functional simulator. SAMSIM provides an interactive design debugging environment. SAMSIM's Virtual Logic Analyzer provides on-screen examination of input and output waveforms and the Disassembler converts object code back into the original Assembly Language source code during simulation.

Horizontal cascading (using multiple SAM devices to increase the number of outputs) is fully supported including design entry, processing, simulation, and programming. The multiple SAM parts are listed in a single source file, and separate Report and JEDEC files are created for each.

Finally, the user can program the SAM device with the LogicMap software and programming hardware. Users who have access to an Altera development system may use the same hardware together with PLS-SAM software to program SAM devices through new adapters. For new users, PLDS-SAM, includes all the programming hardware and software required to program the EPS448 parts using a PC-XT, PC-AT, or compatible system (see PLDS-SAM datasheet).

STATE MACHINE DESIGN ENTRY

The SAM+PLUS (SAM Programmable Logic User Software) software supports high-level state machine design entry through the Altera State Machine Input Language (ASMILE). A designer uses this language with any standard text-editor to create a text file that describes the desired state machine. The SMF2ASM convertor will convert the State Machine File into an equivalent Assembly Language File before passing it to the SAM Design Processor.

ASMILE provides a simple yet comprehensive means of converting a conceptual state diagram into a simple text description. Figure 2 shows the state diagram for a 68020 bus arbiter. Each bubble represents a state, the values within the bubbles represent the output values for that state, and the expressions on the arrows represent the conditional branches between states.

Figure 2. State Diagram for 68020 Bus Arbiter




Figure 3. State Machine Input File

```

DESIGNER NAME
COMPANY NAME
4/1/87
68020 Bus Arbitration Controller for SAM

PART: EPS448

INPUTS: REQUEST ACK
OUTPUTS: GRANT TRISTATE
MACHINE: BUSARBITER
CLOCK: CLK

* The State table defines the outputs
  for each state
STATES: [GRANT TRISTATE]

S0 [ 0 0 ]
S1 [ 1 1 ]
S2 [ 1 1 ]
S3 [ 1 1 ]
S4 [ 1 1 ]
S5 [ 0 1 ]
S6 [ 0 1 ]

* Transition Specifications follow *
S0: IF REQUEST*/ACK THEN S1
    IF ACK THEN S5
    S0

S1: S2

S2: IF /REQUEST*/ACK + ACK THEN S6
    S2 * Implied ELSE *

S3: IF /REQUEST THEN S6
    IF REQUEST*/ACK THEN S2
    S3

S4: S3

S5: IF /REQUEST*/ACK THEN S0
    IF REQUEST THEN S4
    S5

S6: S5

END*
```


Figure 3 shows the Altera State Machine Input Language representation of the same state machine. Notice that the states and their respective outputs have been defined in the STATES section using a truth table format. The transitions between the states have been defined with a simple IF-THEN construct. Once this file is created, it can be passed on to the SMF2ASM converter with no further modifications.

ASSEMBLY LANGUAGE DESIGN

ENTRY

Direct Assembly Language design entry is also available for those who prefer to approach SAM as a microcoded controller. This entry method provides access to the advanced features of the SAM family including the on-chip Stack and Loop Counter. There are 13 instructions that directly control such functions as multi-way branching, sub-routines, nested for-next loops, and dispatch calls (jumping to an externally specified address).

In addition, user-defined Macros are available which allow users to define their own instruction mnemonics. This provides a higher level design entry approach. Macros are also useful for defining output values for various output fields so that the designer does not have to work at the binary level.

Figure 4 shows an example of an Assembly Language file. In this file, Macros have been used to define the 7 new instructions "GOTOS0" through "GOTOS6".

DESIGN PROCESSOR

The SAM Design Processor (SDP) takes an Assembly Language file and creates an optimized JEDEC file for the targeted device. The SDP first expands Macros that have been defined by the user. It then parses the design, listing any syntax or connection errors in an Error Log file. Next it minimizes the Boolean expressions that define the transition conditions. Finally, it fits the design into the SAM EPLDs, generating a separate JEDEC file for each. A Utilization Report file is also produced showing how and where the various instructions were implemented.

FUNCTIONAL

SIMULATION—SAMSIM

Once a design has been processed and a JEDEC file created, it can be simulated with the SAMSIM Functional Simulator. SAMSIM provides a comprehensive design debugging environment. The Virtual Logic Analyzer displays the input and output waveforms interactively providing such features as multiple zoom levels, split screen, and differential time display. The internal state of the SAM device, including the Stack and Counter, can be examined and modified at will. In addition, an on-

Figure 4. Assembly Language Input File

```

DESIGNER NAME
COMPANY NAME
4/1/87
68020 Bus Arbitration Controller for SAM

PART:EPS448

INPUTS: REQUEST ACK

OUTPUTS: GRANT TRISTATE

MACROS:
GOTOS0 = "[00] JUMP S0"
GOTOS1 = "[11] JUMP S1"
GOTOS2 = "[11] JUMP S2"
GOTOS3 = "[11] JUMP S3"
GOTOS4 = "[11] JUMP S4"
GOTOS5 = "[01] JUMP S5"
GOTOS6 = "[01] JUMP S6"

PROGRAM:

0D: GOTOS0;

S0: IF REQUEST*/ACK THEN GOTOS1;
    ELSEIF ACK THEN GOTOS5;
    ELSE GOTOS0;

S1: GOTOS2;

S2: IF /REQUEST*/ACK+ACK THEN GOTOS6;
    ELSE GOTOS2;

S3: IF /REQUEST THEN GOTOS6;
    ELSEIF REQUEST*/ACK THEN GOTOS2;
    ELSE GOTOS3;

S4: GOTOS3;


S5: IF /REQUEST*/ACK THEN GOTOS0;
    ELSEIF REQUEST THEN GOTOS4;
    ELSE GOTOS5;

S6: GOTOS5;

END$

```

Figure 5. Screen from Virtual Logic Analyzer



line disassembler converts the actual object code back into the original Assembly Language source code.

PROGRAMMING HARDWARE AND**SOFTWARE**

LogicMap II is the programming software used to program the entire EPLD family, including the SAM series. The program fully calibrates the programming environment and checks out the programming hardware when initiated. Programming hardware consists of a software-configured programming card that occupies a single slot in an IBM-PC or compatible computer (LP4), a Master Programming Unit (PLE3-12), and a programming adapter (PLED448 or PLEJ448). For IBM PS/2 systems a LP5 programming card is used in place of the LP4 card. LogicMap works with this hardware to program or verify a SAM EPLD.

PLS-SAM is provided for existing owners of Altera PLDS or PLCAD development systems that include a LP4 programming card and a PLE3-12 Master Programming Unit. PLDS-SAM or PLDS-SAM/PS users receive all the required programming hardware and software. The programming card and the PLE3-12 Master Programming Unit are compatible with the entire family of EPLDs.

PLS-SAM CONTENTS

- Floppy diskettes containing all the programs and files for SAM+PLUS software
 - State Machine Entry
 - Assembly Language Entry
 - SAM Design Processor
 - SAM-SIM Functional Simulator
 - LogicMap II
- User Manual

PLS-SAM HARDWARE**ENHANCEMENTS**

- LP4 or LP5 Programming Card—Software controlled programming card which fits in a single expansion slot of an IBM-AT or PS/2.
- PLE3-12 Master Programming Unit and cable
- PLED448—Programming adapter for the EPS448 DIP packages
- PLEJ448—Programming adapter for the EPS448 JLCC/PLCC packages

SYSTEM REQUIREMENTS

- IBM PC XT/AT (or compatible)
 - Monochrome, CGA, or EGA (recommended) display
 - 640K bytes of main memory
 - 10M byte (20M byte + recommended) hard disk drive
 - 360K or 1.2M byte floppy drive
 - MS-DOS or PC-DOS Version 2.0 or later (Version 3.2 or later recommended)
 - Full AT-format card slot for programming card (order PLDS-SAM)
- IBM PS/2 Models 50, 60, 70, 80
 - MGA/VGA display
 - 640K bytes of main memory
 - 20M byte hard disk drive
 - 3½ inch micro-floppy disk drive
 - MS-DOS or PC-DOS Version 3.0 or later
 - Microchannel card slot for programming card (order PLDS-SAM/PS)

EXTENDED SOFTWARE WARRANTY

- PLAESW-PC—12 month renewable warranty for all PC-based Altera software. This contract covers all software contained within PLS-SAM or PLDS-SAM as well as all other Altera software owned by the registered user. PLAESW-PC includes automatic upgrade to each new revision of Altera software and guarantees software support for new SAM EPLDs introduced by Altera. It also includes toll-free hotline and 24 hour modem interface to Altera Electronic Bulletin Service.

ORDERING INFORMATION

- Order by product number: PLS-SAM

FEATURES

- Supports all programmable options of EPB2001.
- Table-driven Design Entry.
- Real time error checking.
- Automatic report generation for documentation.
- Runs on IBM-PC and PS/2 computers or compatibles.

GENERAL DESCRIPTION

Altera's MCMAP development software supports all programmable options contained in the EPB2001 EPLD. MCMAP features interactive, table-driven design entry with real-time error checking and automatic report generation for documentation. The designer is prompted for information concerning the programmable portions of his design: Board I.D., Chip Select Ranges, POS

register control for address remapping, and POS I/O crosspoint configuration.

The MCMAP entry table automatically validates the information entered and will make any necessary corrections to comply with the underlying hardware in the EPB2001 device. Address decode chip select ranges may be entered with either I/O memory or binary format. Once the design has been entered the MCMAP compiles the information in minutes and generates a JEDEC file used to program the EPB2001.

RECOMMENDED HARDWARE CONFIGURATION

- IBM PC-XT/AT (or Compatible)
- EGA, CGA or Hercules Graphics Adapter
- 640K Bytes RAM
- 10M Byte Hard Disk and 5 1/4" Floppy Drive
- DOS Version 3.3 or later

Figure 1. MC Map Block Diagram




Figure 2. MC Map Main Menu





Figure 3. POS I/O Connections



ALTERA**ALTERA PROGRAMMABLE
LOGIC STARTER KIT****PLSTART****PLSTART FEATURES**

- TTL schematic designs processed and implemented in EPLDs by Altera.
- Two programmed EPLDs returned to you.
- PLSTART coupon good for processing two designs.
- Runs on IBM XT, AT and compatible personal computers.
- Graphical entry of logic schematics:
 - Design schematics using TTL MacroFunctions
 - Easy mouse key and menu editing format
 - Extensive on-line documentation
 - Dual window editing mode
 - Tag and drag editing of schematic elements

GENERAL DESCRIPTION

PLSTART is designed for engineers who need a low-cost way to get started with Altera EPLDs. Based on a modified version of LogiCaps, PLSTART will allow logic designers to turn discrete TTL designs into programmed EPLDs.

Logic designs are entered into a schematic capture package using PLSTART and then submitted to the Altera applications engineering department. Designs are evaluated, processed and implemented into the best EPLD that fits the logic. Two programmed parts are returned to the designer. The design, processing and return of two programmed EPLDs usually requires 3 DAYS after the design is received by ALTERA.

Included in the return package will be a plot of the final schematic, a utilization report and a letter from the applications engineer that completed the design. If the design cannot be implemented, a detailed explanation will be sent to the designer along with suggestions for design changes.



REV. 1.0

FULLY FUNCTIONAL

SCHEMATIC CAPTURE

The PLSTART Kit is based on Altera's popular LogiCaps schematic capture software plus a 7400 series TTL SSI/MSI library. Together, these tools give the logic designer the ability to enter his design using familiar TTL terms and symbols.


The most frequently used functions—drawing and connecting lines, moving and copying objects, and just getting around in the drawing—are done by simple mouse motion or pressing a mouse button. Functions used less often are executed by pressing a single key, while those functions rarely used or requiring more data are selected from a nested command menu system. No command requires more than three key presses to execute, unless a file name or some other text is needed.

Commands follow a simple, intuitive format that eliminates the initial learning curve normally associated with software this powerful. Menus or prompts are always present telling you what to do next, and extensive on-line help information is available for every menu.

The schematic editor in PLSTART was designed with the WYSIWYG philosophy: What-You-See-Is-What-You-Get. There are no underlying data structure "surprises." The internal data structure is fully represented by the visible drawing. The editor is so easy to use, that you can become a proficient user on your first session!

Orthogonal rubberbanding means you may move symbols and areas of drawing about and let the software worry about keeping the lines connected.

Mouse functions are context driven: if you press a button with the cursor in a symbol, you probably want to do something with that symbol. If the cursor is on a line or on some text, you likely wish



Dual windows allows you to see the trees AND the forest at the same time.

to move or copy that line or text. Otherwise perhaps you wish to draw a new line, move or copy an area, or make an inter-connection dot. All of these things may be done using the mouse, and the operation proceeds in a natural, intuitive manner.


LOGIC DESIGN WITH

TTL MACROFUNCTIONS

To increase design ease and productivity, Altera has created MacroFunctions. These are high level building blocks that allow the user to design at the TTL level. This ability aids a first time user since the TTL functions will already be familiar. The experienced EPLD user will also benefit by being able to increase design productivity with the use of MSI function blocks.

Most MacroFunctions are commonly used SSI and MSI TTL parts. A few are specific to Altera and are particularly well suited for logic design with Altera EPLD architecture. These have been designed by EPLD design experts and contain inner logic behavior to maximize EPLD speed and utilization.

Altera MacroFunctions are very versatile. They can be used together with other MacroFunctions and/or with Altera low level logic primitives depending on the logic needed. The inputs and outputs of the EPLD to be programmed are specified with Altera I/O design primitives. These elements provide for a rich design environment that will satisfy the needs of any logic design.




MacroFunction Libraries allow EPLD designs to be entered in LogiCaps using popular 7400 series symbols.

DESIGN PROCESSING

Once the design has been entered and saved on diskette, the Altera PLSTART team will take over.

The designer merely has to send the diskette and Design Estimation Worksheet to Altera. All of the design processing and programming are handled at the factory. Included in the return package will be a plot of the final schematic, the utilization report and a letter from the Altera engineer who implemented the design.



Help files are available for every menu. Shown here is a part of the Symbol menu help file.

PLSTART COUPON

Included in PLSTART is a coupon that guarantees a no-risk opportunity for logic designers. The coupon entitles you to processing of two designs by Altera applications engineers. Additionally, for designers who purchase a complete development system within twelve months, the cost of the PLSTART Kit will be applied to the new purchase. The initial investment in PLSTART is always protected.

PLSTART CONTENTS


- Modified LogiCaps Software and Documentation
- Electronic Bulletin Service Manual
- Application Brief on EPLD Design Using MacroFunctions
- Databook
- Development System Brochure
- Coupon good for \$250.00 off development system purchase

SYSTEM REQUIREMENTS

- IBM XT, AT or compatible computers
 - IBM CGA
 - IBM EGA, with extended memory
 - Hercules Graphics
- MS-DOS Version 3.1 or later
- 640 Kbytes of RAM
- Serial RS232 Port
- Mouse: Logitech Logimouse (Model C7) or Mouse Systems PC Mouse

FEATURES

- Automatic software update for new EPLDs.
- Applications support Hotline.
- Modem access to design library.
- Discounts on software options.
- Design assistance with modem design transfer support.



GENERAL DESCRIPTION

PLAESW maintenance and support products provides the development system user access to the latest revisions of software. Development software is subject to periodic upgrade to provide new features and to support new EPLDs. These products provide a simple approach to ensure that your development system is fully up to date and ensures you are able to use the latest EPLD technology. The support includes to applications assistance for design work with Hot—line access to applications engineers. Designs can be transferred to Altera via a 24-hour auto-answer dial-up modem service.

An extensive design library can also be accessed via this modem link.

ORDERING INFORMATION

PLAESW-PC Extended Software PLAESW Warranty for all Altera PC or PS/2 based software applications

GENERAL DESCRIPTION

An Electronic Bulletin Board System (BBS) is in place to provide continuous access to Applications information. The Bulletin Board provides up-to-date device and development tool information, Electronic Applications Briefs, useful Utility Programs, and serves as a medium for transferring files to and from Applications. Owners of A+PLUS (Altera Programmable Logic User's System) may refer to Appendix E of the A+PLUS Reference Guide for more details. Access to this service can be gained by calling:

(408) 249-1100

Requirements for connection via modem are:

- 1) Baud rate is 300 or 1200.
- 2) Bell Standard 212A modem or compatible.
- 3) Data format is: 8 bit data, 1 stop bit, no parity.
- 4) File transfer protocols supported are:

Crosstalk, Xmodem, Kermit, ASCII, Minitel, Modem7, and Telink.

After connection, press space key twice for the first menu. A password is required. Non-registered Altera users may logon using the name GUEST, and the password EPLD. Once a customer logs onto the service, menus guide the way. The BBS provides many services:

TO ALTERA/FROM ALTERA

File Area 1 & 2: "To: Altera/From: Altera" section is used to upload and download customer files where a problem or question requires our analysis and/or correction of the customer's file.

APPLICATION NOTES and BRIEFS

File Area 3: Electronic Applications Notes and Briefs (EABs) are put on the BBS at the same time they are released for printing, providing a quick way to get the latest information.

SOFTWARE UTILITIES

File Area 4: Software Utilities (EAUs) are available online through the BBS. See Utility Software Program section of the Applications Handbook for a complete listing. Some of these utilities are described below:

AVEC is a utility program which adds functional test vectors to EPLD JEDEC files. AVEC translates the table output files generated from Altera's functional simulator (PLFSIM) into JEDEC Standard test vectors. Third party programmers such as DATA I/O 29B and Unisite 40 machines have built-in hardware drivers which can apply these vector to the programmed

EPLD. Note, since EPLDs have the benefit of generic testability, post programming functional testing is not required. Altera EPLDs are 100% tested at the factory before being shipped to the customer. The use of post programming testing began with fuse programmable devices that cannot be fully tested at the factory.

LEF2ABEL provides conversion utilities for translating EPLD designs created with LogiCaps schematic capture, Boolean equations or State Machine description into ABEL source code.

LOGICAPS HOUSTON INSTRUMENTS INTERFACE: An Altera customer has written an interface program between LogiCaps and Houston Instruments plotters. This EAU provides the information on how to obtain this interface.

PAL2EPLD provides conversion utilities for translating 20 pin PAL designs into EPLDs. Two conversion programs are provided. The first program allows PALASM source code to be converted to an Altera ADF file. The ADF file can then be compiled by A+PLUS to produce a JEDEC file. The second program directly converts PAL JEDEC files into EP320 JEDEC files.

DATA SHEET SPECIFICATIONS

File Area 5: Data Sheet Specifications lists updates and changes for each EPLD.

TECHNICAL ALERTS

File Area 6: Technical Alerts from Altera Marketing and Applications provide up-to-date information for Altera products.

NEW PRODUCTS

File Area 7: This area is provided for Altera New Product Information. Current software versions are also listed here.

DEMO DISKS

File Area 8: Demo Disks for Altera's Development Tools are available here.

ADLIB EXCHANGE

File Area 10 & 11: An ADLIB directory is available to allow a customer "swap area" for customer and Altera additions to the TTL MacroFunctions Library.

The goal of all these services is to provide unsurpassed Applications customer support. Please contact Applications with any questions, comments, or suggestions.

FEATURES

- Master programming unit for all Altera EPLDs.
- Directly supports Altera EP310, EP320, EP1200, and EP1210 DIP EPLDs.
- Optionally supports all other EPLDs via plug-in adaptors.
- Fully compatible with Altera Programming Card.
- Zero-Insertion-Force sockets for easy device insertion and extraction.
- Indicator LED shows when unit is active.

PLE3-12 PROGRAMMING SUPPORT

The PLE3-12 directly programs EP300, EP320, EP1200, and EP1210 devices. The PLE3-12 can program other devices with optional programming adaptors. Refer to the PLED/J/G datasheet for a complete list of adaptors.

ORDERING INFORMATION

Order by product number: PLE3-12

Note: PLE3-12A units are functionally identical to PLE3-12 units, but additionally support the programming of MAX EPLDs.


GENERAL DESCRIPTION

The Altera PLE3-12 Master Programming Unit is a hardware module capable of programming all Altera EPLDs. The PLE3-12 is designed to interface only with the Altera PC-based programming card. This programming card (included in a PLDS2 or PLCAD system) generates all programming waveforms and voltages. Thus, the PLE3-12 requires no additional power supply.

The PLE3-12 contains both a 20 pin (300 mil) and 40 pin (600 mil) zero-insertion-force sockets. The unit includes a 30 inch ribbon cable terminated with a 25 pin D-type connector. Programming information is transmitted from the Altera Programming card (located in any full expansion slot of the PC) through the ribbon cable to the PLE3-12 programming unit. A programming indicator lamp is illuminated when the unit is active.

The PLE3-12 directly supports the EP310, EP320, EP1200, and EP1210 EPLDs (DIP packages only). The module also serves as the base unit for programming all other Altera EPLDs. Programming adaptors supporting each EPLD (DIP, J-Lead, and PGA packages) plug directly into the PLE3-12 module.

Current PLE3-12 units shipped in all PLE3-12, PLDS2, PLDS-SAM, PLDS-MAX, PLDS-MCMAP, PLCAD-SUPREME, or PLDS-ENCORE orders are marked PLE3-12A.



FEATURES

- Programming adaptors for Altera EPS448, EP600/EP610, EP900/EP910, EP1210, EPB1400 and EP1800/EP1810 EPLDs.
- Plugs directly into PLE3-12 Master Programming Unit.
- Zero-Insertion-Force sockets for easy device insertion and extraction.

ADAPTOR SUPPORT

EPLD	PACKAGE	ADAPTOR	BASE-UNIT
EPS448	DIP	PLED448	PLE3-12
	J-LEAD	PLEJ448	PLE3-12
EP600/ EP610	DIP	PLED600	PLE3-12
	J-LEAD	PLEJ600	PLE3-12
EP900/ EP910	DIP	PLED900	PLE3-12
	J-LEAD	PLEJ900	PLE3-12
EP1210	J-LEAD	PLEJ1210	PLE3-12
EPB1400	DIP	PLED1400	PLE3-12
	J-LEAD	PLEJ1400	PLE3-12
EP1800/ EP1810	J-LEAD	PLEJ1800	PLE3-12
	PGA	PLEG1800	PLE3-12
EPB2001	J-LEAD	PLEJ2001	PLE3-12
EPM5032	DIP	PLED5032	PLE3-12A
	J-LEAD	PLEJ5032	PLE3-12A
EPM5128	J-LEAD	PLEJ5128	PLE3-12A
	PGA	PLEG5128	PLE3-12A


GENERAL DESCRIPTION

The Altera PLED/J/G 448, 600, 900, 1210, 1400 and 1800 are enhancement products allowing device programming to Altera EPLDs which are not directly supported by the PLE3-12 Master Programming Unit.

Each adaptor contains a zero-insertion-force DIP, J-lead, or PGA socket. The adaptors plug directly into the PLE3-12. The PLE3-12 serves as a base unit by supplying programming waveforms and voltages to the adaptors.

ORDERING INFORMATION

Order by product number:	PLED448
	PLEJ448
	PLED600
	PLEJ600
	PLED900
	PLEJ900
	PLEJ1210
	PLED1400
	PLEJ1400
	PLEJ1800
	PLEG1800
	PLEJ2001
	PLED5032
	PLEJ5032
	PLEJ5128
	PLEG5128





GENERAL INFORMATION**PAGE NO.**

Applications Literature	224
Ordering Information	226
Quality Systems	227
Manufacturing Controls	230
Product Qualification	235
Package Outlines	238
Thermal Resistance	245
US Representatives and Distributors	247
International Representatives	251

This page contains a listing of all current Application Notes and Application Briefs. Application Notes explore subjects more fully than an Application Brief. This listing covers current releases. Omitted numbers reference obsolete or unreleased publications. For an up-to-the-minute

list and access to application design data, call the Altera Electronic Bulletin Board at: **(408) 249-1100**. "Handbook" implies the item is available in The Altera Applications Handbook. Reference to a specific number implies the item is only available in stand-alone form.

APPLICATION NOTES AND BRIEFS

NO.	REV.	TITLE	AVAILABILITY	
			HAND-BOOK	STAND-ALONE
AN1	1.0	Introduction to EPLDs	Yes	No
AN2	2.0	Replacing 20 Pin PALs with the EP320	Yes	No
AN3	3.0	Memory and Peripheral Interfacing	Yes	No
AN4	1.0	EPLD Simulation	Yes	No
AN6	2.0	Custom UART Design	Yes	No
AN7	1.0	Introduction to State Machine Design	Yes	Yes
AN8	1.0	EPLD Technology	Yes	No
AN9	1.0	Metastability Characteristics of EPLDs	Yes	Yes
AN10	1.0	SAM Applications using State Machine Entry	Yes	Yes
AN11	1.0	SAM Applications using Micro Assembler Entry	Yes	Yes
AN12	1.0	Microprocessor Peripheral Design with EPB1400	Yes	Yes
AN14	1.0	PS/2 Add on Card Interfacing with EPB2001/EPB2002	Yes	(1)
AN15	1.0	PS/2 Adaptor Installation and Software Support	No	(1)
AB3	2.0	Manchester Decoder/Encoder	Yes	No
AB4	2.0	T-1 Serial Transmitter	Yes	No
AB8	2.0	Efficient Counter Design with Toggle Flip-flops	Yes	Yes
AB9	2.0	Designing Asynchronous Latches	Yes	Yes
AB13	1.0	Design Boundaries of EP1200	No	Yes
AB14	2.0	State Machine Design Entry	Yes	Yes
AB15	3.0	Building Oscillators	Yes	Yes
AB17	2.0	State Machine Guidelines	Yes	Yes
AB18	2.0	Partitioning State Machines	Yes	Yes
AB19	2.0	Implementing Schmitt Triggers	Yes	Yes
AB21b	1.0	Data I/O Support	No	Yes
AB21d	1.0	EPLD Development Tools and Programming Support	Yes	No
AB23	1.0	Multiplier Circuits in EPLDs	No	Yes
AB24	4.0	Functional Simulation (PLFSIM)	Yes	Yes
AB26	1.0	Serial Data FIFO Design in the EP1800	No	Yes
AB27	2.0	EP1810 as Bar Code Decoder	Yes	Yes
AB34	2.0	Designing with MacroFunctions	Yes	Yes
AB39	1.0	Designing Asyn Preset with Asyn Clear	No	Yes
AB43	1.0	Converting PAL Designs to EP320	No	Yes
AB44	1.0	Altera MacroFunction Library	No	Yes

Notes: (1) Available in "Micro Channel Design Handbook"

APPLICATION NOTES AND BRIEFS (Cont'd.)

NO.	REV.	TITLE	AVAILABILITY	
			HAND-BOOK	STAND-ALONE
AB45	1.0	Testing OTP Plastic	No	Yes
AB46	2.0	Selecting Sockets for Altera J-lead packages	Yes	No
AB47	1.0	Interfacing 3rd Party Handlers	No	Yes
AB50	1.0	Using SAM Op-Codes	No	Yes
AB51	1.0	Total Dose Gamma Radiation	Yes	Yes
AB52	1.0	Low Power EPLD Design Guidelines	No	Yes
AB54	3.0	EPLD Timing Simulation	Yes	Yes
AB55	1.0	Using Dual Feedback	Yes	Yes
AB56A	1.0	Production Programming Specifications (Altera)	Yes	Yes
AB56D	1.0	Production Programming Specifications (Data I/O)	No	Yes
AB57	1.0	Serial Transmitter Using the EPB1400	Yes	No
AB58	1.0	Emulating the 74245 with EPB1400	Yes	Yes
AB59	1.0	Basic Building Block Design with EPB1400	Yes	No
AB60	2.0	Estimating a Design Fit	Yes	No
AB61	1.0	Design Guidelines to EP1800/EP1810	Yes	No
AB62	1.0	Post-Programming Testing	Yes	No
AB63	1.0	Multi-Way Branching with SAM	Yes	No
AB64	1.0	Converting Meally State Machines to Moore Machines	Yes	No
AB65	1.0	Vertically Cascading SAMs	Yes	No
AB66	1.0	Input Reduction for SAM	Yes	No
AB67	1.0	DMA Controller with EPB1400	No	Yes
AB68	1.0	30 MBIT Serial Transmitter/Receiver with EPB1400	No	Yes
AB69	1.0	High Performance Multi Processor Bus Coupler with EPB1400	No	Yes
AB70	1.0	AVEC—How to get A+PLUS JEDEC files with Test Vectors	No	Yes
AB71	1.0	Boolean Equation Design Entry	Yes	No
AB72	1.0	PS/2 Master Slave Adapter Design	No	(1)
AB73	1.0	Utility Software Programs	Yes	No

Notes: (1) Available in "Micro Channel Design Handbook"


APPLICATION UTILITIES

These utilities are accessible from the Altera Electronic Bulletin Board by all registered users.


EAU000	Functional Overview of Electronic Application Utilities (EAUs)
EAU001	ALTERANS][Boolean Design Utility
EAU002	PAL2EPLD JEDEC File Conversion Utility
EAU003	Conversion Utility for EP310 to EP320 JEDEC Files
EAU004	LogiCaps Plotting Utility for Houston Instrument Plotters
EAU005	JEDPAC, JEDEC File Compactor
EAU006	ADF Address Decoder Generator
EAU007	JEDSUM, JEDEC Checksum Generator
EAU008	AVEC Test Vector Generator
EAU009	BACKPIN, Back Annotator for LogiCaps
EAU010	PC-CAPS File Converter
EAU011	DASH (Futurenet) File Converter
EAU012	LEF2ABEL File Converter

Some examples of ordering various package and electrical as well as temperature grades are given below.


a) Level-1 Product:



b) Level-2 Product:



c) Level-B, MIL-STD-883C:



SYSTEM DESIGNATION

PRODUCT	PC-AT Platform	PS/2 Platform
PLDS2 PLE40	PLDS2 PLE40	PLDS2/PS PLE40

PRODUCT CODE SUMMARY

AND ORDERING INFORMATION.

PACKAGE CODES:

PACKAGE TYPE	MARKING/ORDERING LETTER DESIGNATOR
CERAMIC DIP	D
PLASTIC MOLDED DIP	P
CERAMIC J-LEAD CHIP CARRIER	J
PLASTIC MOLDED J-LEAD CHIP CARRIER	L
CERAMIC PIN GRID ARRAY	G

PRODUCT GRADES:

APPLICATION	TEMPERATURE RANGE	MARKING DESIGNATOR
COMMERCIAL	0° C TO + 70° C	C
AUTOMOTIVE/ INDUSTRIAL	-40° C TO + 85° C	I
MILITARY	-55° C TO +125° C	M
MIL-STD-883C CLASS-B	-55° C TO +125° C	883 B

Notes:

For specific package/grade/speed combinations that are available, please refer to product listings or call Altera marketing department.

(408) 984-2805 x 101

DEVELOPMENT SYSTEMS/SOFTWARE

ORDERING INFORMATION

All development systems and software products should be ordered by their data sheet nomenclature. Specify which computer platform desired for software products. Some examples are listed.

QUALITY SYSTEMS DESCRIPTION

To produce good quality products, a well defined plan or a system of controls and monitors is the first step. This is particularly important for a growing organization. Recognition of this fact has led to the Altera system of quality controls that is represented in Figure 1 below.

It is obvious from Figure 1 that for a total quality control program, all aspects of a product flow need documentation, controls, training and audits. This is the fundamental aspect of Altera's quality program. Some of the major aspects of this program are described in the following sections.

DOCUMENT CONTROL

Altera's Document Control department has three basic functions.

DRAWING AND SPECIFICATION CONTROL

Up-to-date drawings and specifications related to materials, processes, testing, products and subcontractors are maintained by Document Control Department. A numbering system identifies each document by function, category and revision status.

CHANGE CONTROL

Once a product, process or material is released to production, any change in specification or drawings is governed by a change control procedure. All changes have to be justified with reasons and supporting data. The change is implemented only if approved by the appropriate functional groups in-

cluding customers when applicable. A history of all changes is maintained by document control.

RECORDS MANAGEMENT

For MIL-STD-883 specification products, all records of inspections, screenings, qualification plans, quality conformance inspections and audits are retained for a period of five years.

TRAINING


Training is an integral part of Altera operations and encompasses the following aspects.

- Selection of personnel based on specific work experience and education.
- Orientation to Altera's Product Assurance Program.
- On the job training for assigned operations. This includes operating procedures, inspection criteria and data recording.
- Qualification/disqualification at the end of a probationary period.
- Records of training.
- Periodic re-training & update of records.

PRODUCT QUALIFICATION

Every Altera product undergoes an extensive series of qualification and characterization tests. These include (but are not limited to) such tests as electrical characterization, life tests, ESD and package qualification. These tests are described in more detail in the product qualification section.

Figure 1.



MAINTENANCE AND CALIBRATION

Any electrical, thermal or physical measuring and test instrument that is used in manufacturing or evaluating Altera products is subject to periodic preventive maintenance and calibration. The calibration standards are traceable to the National Bureau of Standards.

Calibration status is indicated on each piece of equipment by a calibration sticker. Equipment not needing calibration or for reference only is so indicated by a tag or sticker.

Records are maintained to identify equipment calibrated, date of calibration, due date for next calibration, NBS certification number for the standards used in calibration and identification of person performing calibration.

External calibration facilities are audited for compliance to MIL-STD-45662.

AUDITS

Compliance to product assurance program systems and operations by Altera, its subcontractors and its vendors is monitored by a documented audit program. This program identifies audit areas, audit schedules, audit check lists, and methods to introduce necessary corrective actions.

VENDOR AND SUBCONTRACTOR AUDITS

The direct material suppliers, assembly subcontractors, environmental and calibration laboratories are audited at least once every year to monitor their compliance to the Product Assurance Program. A major audit discrepancy requires corrective actions on the part of the supplier and a recurring discrepancy results in disqualification.

INTERNAL AUDIT

The Altera manufacturing facility is on a continuous, unannounced self audit system. Quality assurance or its designated representative audit any operation without prior notification. Any discrepancy is recorded on corrective action request form and a response is required from the functional group manager.

PROCESS CONTROL STATISTICS

Manufacturing and Quality ensure that all manufacturing steps are accomplished using documented flow charts, travelers, specifications, approved parts, environmental controls and qualified production equipment.

INCOMING MATERIAL INSPECTION

Incoming material is accepted per applicable quality specifications. The records of inspection results are maintained. Vendor's outgoing quality assurance results are compared with incoming inspection results and any correlation problem is identified and corrected.

PRODUCTION LINE MONITORS AND INSPECTIONS

In-line monitors and inspections include equipment parameter monitors, use of calibration standards, destructive and non-destructive tests to specified limits, proper data recording and use of trend charts.

QUALITY CONTROL - SAMPLING AND INSPECTIONS

All quality control monitors and gates are identified on the flow chart and performed per documented procedures. Sample plans ensure that product quality meets Altera standards and customer requirements. These quality gates and monitors serve two major purposes:

- a) Prevent nonconforming products from being shipped to Altera customers.
- b) Provide feedback to manufacturing on product quality trends and need for necessary actions.

For military grade products all sampling, inspections and environmental procedures are in accordance with appropriate requirements of MIL-M-38510 and MIL-STD-883.

CONTROL OF

NONCONFORMING MATERIALS

The system to control nonconforming materials includes procedures for identification, segregation and disposition of such materials. Altera's system of controlling nonconforming materials covers three distinct areas; nonconforming materials received from suppliers, those detected during manufacturing, and material returned by customers.

RETURN TO VENDOR (RTV)

All nonconforming incoming material which has RTV disposition is segregated. Documentation accompanying such material clearly identifies discrepancy and includes all supporting data. A corrective action response is required from vendors.

MATERIAL REVIEW BOARD (MRB)

The MRB shall consist as a minimum, representatives from Manufacturing, Engineering and Quality Assurance. The MRB is chaired by a representative of Quality Assurance.

The MRB investigates the cause of nonconformance and dispositions the material. Customer and Altera specification requirements are thoroughly reviewed during MRB disposition.

CUSTOMER RETURNS (RMA)

Quality assurance is responsible for coordinating the analysis and disposition of customer returns. Product returned by customers is analyzed in accordance with Altera and customer specifications and necessary corrective actions are initiated.

MANUFACTURING CONTROLS

The sections that follow provide details of key control steps that have been implemented for Altera products. For semiconductor components, the sequence below (Figures 2, 3 and 4) lists the controls for commercial and military ceramic packages as well as

plastic packages. These figures provide the details of controls irrespective of whether they are performed by manufacturing or quality control personnel. Every manufacturing step is not necessarily included.

CERAMIC ICs

Figure 2.

COMMERCIAL/INDUSTRIAL		
TEST	METHOD (1)	REQUIREMENT
WAFER ELECTRICAL TEST	FULL FUNCTIONAL, VERIFY ERASED PATTERN AND VERIFY ALL BITS	100%
DIE VISUAL (2ND OPTICAL)	2010, CONDITION B	100%
DIE ATTACH MONITOR	DIE SHEAR PER METHOD 2019, X RAY, VISUAL	SAMPLE
BOND STRENGTH MONITOR	2011, CONDITION C	SAMPLE
INTERNAL VISUAL	2010, CONDITION B	100%
SEAL MONITOR	VISUAL, HERMETICITY PER METHODS 1014 B&C.	SAMPLE
STABILIZATION BAKE	METHOD 1008, CONDITION C	100%
TEMPERATURE CYCLE	METHOD 1010, CONDITION C (-65 DEGREE C +150 DEGREE C) 10 CYCLES	100%
LEAD FINISH MONITOR	VISUAL, TIN THICKNESS, SOLDERABILITY	SAMPLE
HERMETICITY	METHOD 1014, CONDITIONS B, C1	100%
FINAL QA ACCEPTANCE AT ASSEMBLY	VISUAL HERMETICITY	SAMPLE

Figure 2 (continued).

TEST	METHOD	REQUIREMENT
INCOMING INSPECTION OF PACKAGES FROM ASSEMBLY	VISUAL, HERMETICITY, LID TORQUE	SAMPLE
PRE-BAKE TEST	ROOM TEMP, FULL FUNCTIONAL, VERIFY ERASED PATTERN, PROGRAM AND VERIFY > 99% OF ALL BITS	100%
EPROM CHARGE (2) RETENTION BAKE	140 DEGREE C, 72 HOURS, N2 AMBIENT	100%
POST BAKE TEST (2)	ROOM TEMP, VERIFY PATTERN, CHECK FOR MARGIN SHIFTING, PROGRAM AND VERIFY REMAINING BITS	100%
PACKAGE PARTS ERASE	ULTRAVIOLET LIGHT	100%
DYNAMIC BURN-IN	125 DEGREE C, 48 HOURS	PROCESS MONITORED
POST BURN IN TEST (3)	70 DEGREE C, VERIFY PATTERN, FULL FUNCTIONAL TESTS	100%
TOPSIDE MARK	PART NO, DATE CODE	100%
MARK PERMANENCY	—	SAMPLE
PACKAGE PARTS ERASE	ULTRAVIOLET LIGHT	100%
EXTERNAL VISUAL	METHOD 2009	SAMPLE
FINAL QA ACCEPTANCE	ELECTRICAL, SOLDERABILITY	SAMPLE

(1) ALL METHOD NUMBERS REFERENCED ARE PER MIL-STD-883.

(2) THESE OPERATIONS ARE PERFORMED EITHER AT WAFER OR PACKAGE LEVEL.

(3) FOR INDUSTRIAL/MILITARY TEMPERATURE GRADES APPROPRIATE HOT/COLD TESTING IS PERFORMED.

Figure 3.

MIL-STD-883 CLASS B

TEST	METHOD	REQUIREMENT
WAFER ELECTRICAL TEST	FULL FUNCTIONAL, VERIFY ERASED PATTERN PROGRAM AND VERIFY ALL BITS	100%
DIE VISUAL (2ND OPTICAL)	2010, CONDITION B	100%
DIE ATTACH MONITOR	DIE SHEAR PER METHOD 2019, X RAY, VISUAL	SAMPLE
BOND STRENGTH MONITOR	2011, CONDITION C	SAMPLE
INTERNAL VISUAL	2010, CONDITION B	100%
SEAL MONITOR	VISUAL, HERMETICITY PER METHODS 1014 B&C	SAMPLE
STABILIZATION BAKE	METHOD 1008, CONDITION C (6 HOURS AT 175 DEGREE C)	100%
TEMPERATURE CYCLE	METHOD 1010, CONDITION C (-65 DEGREE C +150 DEGREE C) 10 CYCLES	100%
CONSTANT ACCELERATION	2001, CONDITION E 30kg, Y1 ONLY	100%
LEAD FINISH	PER MIL-M-38510 LEAD FINISH REQUIREMENTS	100%
HERMETICITY	METHOD 1014, CONDITIONS B, C1	100%
FINAL QA ACCEPTANCE AT ASSEMBLY	VISUAL PER METHOD 2009, HERMETICITY PER METHOD 2014	SAMPLE
INCOMING INSPECTION OF PACKAGES FROM ASSEMBLY	VISUAL HERMETICITY, LID TORQUE, TRACEABILITY	SAMPLE
PRE-BAKE TEST	ROOM TEMP, FULL FUNCTIONAL, VERIFY ERASED PATTERN, PROGRAM AND VERIFY > 99% OF ALL BITS	100%
EPROM CHARGE (2) RETENTION BAKE	140 DEGREE C, 72 HOURS, N2 AMBIENT	100%
POST BAKE TEST (2)	ROOM TEMP, VERIFY PATTERN, CHECK FOR MARGIN SHIFTING, PROGRAM AND VERIFY REMAINING BITS	100%

Figure 3 (continued).

MIL-STD-883 CLASS B

TEST	METHOD	REQUIREMENT
PACKAGE PARTS ERASE	ULTRAVIOLET LIGHT	100%
PRE BURN-IN TEST	ROOM TEMP, FULL FUNCTIONAL TEST, VERIFY ERASED PATTERN, PROGRAM AND VERIFY BITS	100%
DYNAMIC BURN-IN	1015, CONDITION D, 125 DEGREES C, 160 HOURS MIN.	100%
POST BURN IN TEST	A. ROOM TEMP, VERIFY PATTERN, STATIC TESTS PDA ≤ 5%	100%
	B. ROOM TEMP, VERIFY PATTERN, FULL FUNCTIONAL TEST	100%
GROUP A	ROOM TEMP	LTPD 2%
POST BURN IN TEST	125 DEGREES C	100%
GROUP A	125 DEGREES C	LTPD 3%
POST BURN IN TEST	-55 DEGREES C	100%
GROUP A	-55 DEGREES C	LTPD 3%
TOPSIDE MARK	PART NO, DATE CODE	100%
PACKAGE PART ERASE	ULTRAVIOLET LIGHT	100%
EXTERNAL VISUAL	METHOD 2009	100%
FINAL QA ACCEPTANCE	GROUP B PER METHOD 5005.8 AND REQUIREMENTS OF MIL-M-38510	ALL LOTS

(1) ALL METHOD NUMBERS ARE REFERENCED PER MIL-STD-883.

(2) THESE OPERATIONS ARE PERFORMED EITHER AT WAFER OR PACKAGE LEVEL.

NOTE: GROUP C AND GROUP D TESTS ARE PERFORMED ON QUALIFICATION LOTS AND PER QCI REQUIREMENTS OF MIL-STD-883.

COUNTRY OF ORIGIN MARKING

THE COUNTRY OF ORIGIN SHALL BE INDICATED BY THE FIRST CHARACTER OF THE SEVEN DIGIT DATE CODE. THE FOLLOWING CODES ARE USED:

1. (RESERVED)
2. KOREA
3. KOREA
4. KOREA
- 5.-9. RESERVED FOR USE ON FUTURE ALTERA COMPONENTS

AT PRESENT (JULY '88), ONLY COMPONENTS WITH A FIRST CHARACTER OF 2 KOREA ARE SHIPPING AS MIL-STD-883 QUALIFIED COMPONENTS.

Figure 4.

COMMERCIAL/INDUSTRIAL

TEST	METHOD/CONDITION (1)	REQUIREMENT
WAFER FUNCTIONAL TEST	FULL FUNCTIONAL, VERIFY ERASED PATTERN PROGRAM AND VERIFY > 99% OF BITS	100%
EPROM CHARGE RETENTION BAKE	140 DEG C, 72 HOURS N2 AMBIENT	100%
POST BAKE WAFER TEST	VERIFY PATTERN, CHECK FOR MARGIN SHIFTING, PROGRAM AND VERIFY REMAINING BITS	100%
DIE VISUAL	ALTERA SPECIFICATION	100%
DIE ATTACH MONITOR	DIE SHEAR, VISUAL	SAMPLE
BOND STRENGTH MONITOR	METHOD 2011, CONDITION C	SAMPLE
INTERNAL VISUAL	30X, MAGNIFICATION	100%
MOLD MONITOR	MOLD COMPOUND INSPECTION, VISUAL INSPECTION OF PACKAGES, X RAY MONITOR FOR WIRE SWEEP	SAMPLE
MOLD CURE	150 DEGREE C, 8 HOURS	100%
LEAD FINISH MONITOR	SOLDERABILITY, VISUAL	100%
OPEN-SHORT TEST	OHMIC CONTINUITY	SAMPLE
FINAL QA ACCEPTANCE AT ASSEMBLY	VISUAL	SAMPLE
INCOMING INSPECTION OF PACKAGES FROM ASSEMBLY	VISUAL, TRACEABILITY	SAMPLE
PRE BURN-IN ELECTRICAL	ALTERA ELECTRICAL TEST PROGRAM	100%
DYNAMIC BURN-IN	125 DEGREE C, 48 HOURS	PROCESS MONITORED
FINAL TEST	ALTERA ELECTRICAL TEST PROGRAM	100%
TOPSIDE MARK	PART NO, DATE CODE	100%
MARK PERMANENCY	—	SAMPLE
PACKAGE PARTS ERASE	ULTRAVIOLET LIGHT	100%
EXTERNAL VISUAL	ALTERA SPEC.	SAMPLE
FINAL QA ACCEPTANCE	ELECTRICAL, SOLDERABILITY	SAMPLE

(1) ALL METHOD NUMBERS REFERENCED ARE PER MIL-STD-883.

ELECTRICAL CHARACTERIZATION

Before being released for production, Altera components undergo exhaustive characterization tests performed on both bench setups and automatic testers. The purpose of these tests is not only to verify data sheet performance, but to seek out any operating weaknesses that could affect even a small fraction of applications.

All Altera components are characterized over the full military temperature range of -55°C to $+125^{\circ}\text{C}$. Supply voltage range of at least 4.25–5.75 volts are characterized. Both AC and DC data sheet parameters are characterized. In addition, a sensitivity analysis is performed which monitors functionality and speed performance over the broadest possible range of data pattern, choice of input and output pins, input waveform slope, and power supply transients.

TEST PHILOSOPHY

The EPROM technology employed in Altera products allows reprogrammability. In conjunction with careful design techniques, this provides complete generic testability. 100% testing is a fundamental part of Altera's test philosophy. All EPROM bits and all features of each part are tested as part of the standard production flow. Even in the case of plastic packaged one-time-programmable (OTP) components, special test features allow complete coverage with the combination of die level and packaged part tests.

LIFE TEST

As part of the qualification of each product, life testing at 125°C under dynamic operating conditions is performed. This life test extends to 2000 hours.

HIGH TEMPERATURE BAKE

In addition to the dynamic life tests, EPROM cell reliability is qualified through retention testing to 1000 hours at 140°C .

ESD

All Altera components are thoroughly tested for electrostatic discharge (ESD) sensitivity prior to their release for production. All pins are tested with procedures which match or exceed the technique of method 3015.2 of MIL-STD-883.

LATCH UP

Standardized latch up tests are performed on all input and output pins of each product as part of its characterization prior to production release. These tests employ industry accepted methods of subjecting the product to unusual current and voltage conditions at its pins.

PACKAGE QUALIFICATION TESTS

Package integrity tests are performed for all new packages, assembly plants, process, material and equipment changes. The selection of qualification tests depends on the change to be qualified. For a totally new package and assembly plant, a series of qualification tests are performed to ensure that the package quality and reliability meet Altera standards of mechanical integrity and cosmetic finish.

For material, process or equipment changes, only selected tests are performed depending on the type of changes.

Product Reliability program is described in figure 6.

HARDWARE IMPLEMENTATION

PROCEDURE

For the development hardware products offered by Altera, any modification of hardware has a direct impact on existing software as well as the integrated circuits that are supported by the subject hardware. It is therefore essential that hardware be qualified with the applicable versions of Software and integrated circuits. New hardware implementation requires successful completion of the sequence of tests are listed in Figure 5, before its release to end users.

Testing is performed for each of the integrated circuit device types as follows:

Full programming

Functional test on automatic test equipment used for normal production ELPD testing

Complement pattern testing of the prior tests

Circuit tests performed ensure "blank check," "program/verify" and "examine/re-verify."

The procedure below ensures that any incompatibility between the new and existing hardware, software & integrated circuits is detected at Altera and results in required corrective actions.

Figure 5.

Test Step Description	Performed by
Full electrical & functional testing of prototype hardware	Development Engineering
Functional testing with software & samples of applicable UCIC products	Development Engineering
Regression testing as required	Development Engineering
Acceptance testing as follows:	
Current production release of software	Product Engineering & Quality Assurance
Current production release of other unchanged hardware	Product Engineering & Quality Assurance
Multiple sets of new hardware	Product Engineering & Quality Assurance
Multiple samples of each of the EPLD device types	Product Engineering & Quality Assurance

PRODUCT DOCUMENTATION

PHILOSOPHY

Altera employs extensive formal product documentation aimed at ensuring the broadest possible access within the company to key product information, while maintaining an accurate historical record. This documentation can be grouped into three categories.

1. Engineering Documentation—key product information that describes in detail the product design, characterization results, and test programs.
2. Production Documentation—includes documentation of all production procedures, maintenance, and test hardware tools.
3. Change Control Documentation—is the detailed history of evolutionary improvements in product design or testing tools.

SOFTWARE METHODOLOGY

Every Altera software product is subjected to a rigorous set of both automatic and manual (interaction) test procedures before it is qualified for release to production.

There are three stages of testing:

- A. Engineering tests
- B. Alpha site tests
- C. Beta site tests

The goals of these tests are (1) to ensure that the software performs according to the specification and (2) to guarantee that modifications have not introduced new errors to a previously qualified version of the software.

ENGINEERING TESTS

These tests are performed by Software Design Engineering and Software Product Engineering. There

are two categories of tests: Enhancement Tests and Regression Tests. A test or a series of tests are designed to check for correct operation of an enhancement or a new function added to a software product. A new version of the software product must pass all the Enhancement Tests before going to the Regression Testing.

Regression Tests are a collection of all the tests that have been used to qualify the product at its previous version. Once an Enhancement Test is checked out, it is added to the Regression Test set. Any time any change is made to a software product, however small, the software is subjected to Regression Testing procedure.

ALPHA SITE TESTS

These tests are performed in the IC Design and Applications Engineering departments. The goal of these tests is to check the functionality of the software in an approximate end user application environment, and to reduce the potential for errors in the final Beta testing.

BETA SITE TESTS

These tests are performed by Altera Applications engineering and selected customers. In addition to checking the correct functionality of the software, these tests are used as a vehicle for collecting improvements and enhancements to the product. The major difference in procedure between the Alpha and Beta testing is that in the latter, the test site has very little interaction with the software engineering department during testing.

SOFTWARE PROBLEM REPORT

(SPR) AND TRACKING

Every time an error is detected in any of the above stages of testing, a SPR is generated. These SPRs are tracked for resolution of problems as well as for updating the Regression Tests to catch the error in the future.


RELIABILITY TEST PROGRAM

Figure 6.

TYPE OF TEST	MIL-STD-883 METHOD/CONDITION	FREQUENCY	PLASTIC	HERMETIC
Temperature Cycling	1010C, -65° C to +150° C, 100 cycles	Qualification, 2x/year per package	X	X
Thermal Shock	1011B, -55° C to +125° C, 100 cycles	Qualification, 2x/year per package	—	X
Mechanical Shock	2002B, 1500g force, .5ms pulse peak	Qualification, 2x/year per package	—	X
Constant Acceleration	2001E, 30,000g force, Y1 only	Qualification, 2x/year per package	—	X
Lid Torque	2024	Qualification, 1x/month per package	—	X
Lead Fatigue	2004 B2	Qualification, 1x/quarter per package	—	X
Internal Water Vapor	1018, 5000 ppm max at 100° C	Qualification, 1x/quarter per sealing process	—	X
Biased Humidity/ Temp. test	85° C, 85% R.H. 1000 hours min.	Qualification, 2x/year per plastic process	X	—
Pressure Cooker Test	121° C, 15PSIG 96 hrs. min.	Qualification, 1x/month per plastic process	X	—
Life Test	1000 hours at 125° C at rated voltages	Qualification, 1x/quarter per device	X	X
Retention Bake	1000 hours min. at 140° C	Qualification, 2x/year per process	X	X


Package Type	Package-Code	Lead Material	Lead Finish
Plastic Dual-in-line	P	Copper	Solder dip (60/40)
Plastic Chip carrier	L	Copper	Solder plate (60/40)
Ceramic Dual-in-line	D	Alloy 42	Solder-Dip over tin flash (Military) Matte Tin plate
Ceramic Chip carrier	J	Alloy 42	Solder dip (60/40)
Pin-Grid-Array	G	Alloy 42	Gold over Nickel plate

20 PIN DIP CERAMIC (CCDIP)¹




1. For Military Compliant product see case outline D-8 in Appendix C of MIL-M-38510.

20 PIN DIP PLASTIC (PDIP)




24 PIN DIP CERAMIC (CDIP)²




2. For Military Compliant product see case outline D-9 in Appendix C of MIL-M-38510.


24 PIN DIP PLASTIC (PDIP)



28 PIN JLCC CERAMIC³




BOTTOM VIEW




GLASS WINDOW
.150R TYP.

TOP
VIEW



RIGHT
SIDE
VIEW




DETAIL "P"



3. For Military Compliant product see case outline in Altera Product Drawing 02D-00194.

JEDEC REF. MO-087AA


28 PIN PLASTIC LEADED CHIP CARRIER (PLCC)



PIN NO. 1





SEE
DETAIL
"B"




DETAIL "B"

JEDEC REF. MO-047AB

40 PIN DIP CERAMIC (CDIP)⁴




SEATING
PLANE




4. For Military Compliant product see case outline D-5 in Appendix C of MIL-M-38510.


40 PIN DIP PLASTIC (PDIP)



44 PIN PLASTIC LEADED CHIP CARRIER (PLCC)




44 PIN JLCC CERAMIC⁵




5. For Military Compliant product see case outline J-11 in Appendix C of MIL-M-38510.

68 PIN PLASTIC LEADED CHIP CARRIER (PLCC)




68 PIN JLCC CERAMIC⁶




6. For Military Compliant product see case outline C-J2 in Appendix C of MIL-M-38510.


68 PIN PGA CERAMIC⁷







28 PIN DIP CERAMIC (CDIP)





28 PIN DIP PLASTIC (PDIP)



84 PIN PLASTIC LEADED CHIP CARRIER (PLCC)



84 PIN J-LEADED CERAMIC CHIP CARRIER



Pin No.	Package	θ_{JA}	θ_{JC}	θ_{CA}
20	CERDIP	62	17	45
20	PDIP	48	14	34
24	CERDIP	64	8	56
24	PDIP	64	11	53
28	CERDIP	52	24	28
28	PDIP	62	40	22
28	JLCC	72	16	56
28	PLCC	57	17	40
40	CERDIP	40	7	33
40	PDIP	46	19	27
44	JLCC	68	16	52
44	PLCC	49	14	35
68	JLCC	47	7	40
68	PLCC	41	15	26
68	PGA	43	5	38

Notes:

1. All Thermal Characteristics are measured using the TSP (Temperature Sensitive Parameter) test method described in MIL STD 883C, Method 1012.1.
2. The formula for determining θ_{JX} is $\theta_{JX} = (T_J - T_A)/P_D$ where T_J = die junction temperature, T_A = ambient temperature and P_D = power being dissipated in the device causing a temperature rise at the die junction. T_J is determined by characterizing the relationship between the forward biased voltage and temperature of the isolation diode between the power and ground pins of the IC.
3. All thermal resistance values measured with package soldered into PC boards excluding 24 pin CERDIP and PDIP which was socket mounted.
4. All thermal resistance values accurate to ± 5 °C/W.



ALTERA SALES REPRESENTATIVES

ALABAMA

Montgomery Marketing, Inc.
4922 Cotton Row
Huntsville, AL 35805
(205) 830-0498

ARIZONA

Tusar
6016 E. Larkspur
Scottsdale, AZ 85254
(602) 998-3688

ARKANSAS

Technical Marketing, Inc.
3320 Wiley Post Road
Carrollton, TX 75006
(214) 387-3601

CALIFORNIA

Addem
1015 Chestnut Avenue
Suite 330
Carlsbad, CA 92008
(619) 729-9216

Exis Incorporated
2860 Zanker Road
Suite 108
San Jose, CA 95134
(408) 433-3947

Hi-Tech Rep Company
1111 El Camino Real
Suite 108
Tustin, CA 92680
(714) 730-9561

Hi-Tech Rep Company
31332 Via Colinas
Suite 109
Westlake Village, CA 91362
(818) 706-2916

COLORADO

Promotional Technology
7490 Club House Road
Suite 204
Boulder, CO 80301
(303) 530-4774

DISTRICT OF COLUMBIA

Robert Electronic Sales
5525 Twin Knolls Road
Suite 331
Columbia, MD 21045
(301) 982-1177

CONNECTICUT

Technology Sales Inc.
237 Hall Avenue
Wallingford, CT 06492
(203) 269-8853

DELAWARE

BGR Associates
Evesham Commons
525 Route 73
Suite 100
Marlton, NJ 08053
(609) 983-1020

FLORIDA

EIR, Inc.
1057 Maitland Center Commons
Maitland, FL 32751
(407) 660-9600

GEORGIA

Montgomery Marketing, Inc.
3000 Northwoods Parkway
Suite 245
Norcross, GA 30071
(404) 447-6124

IDAHO

Promotional Technology
7490 Club House Road
Suite 204
Boulder, CO 80301
(303) 530-4774

Westerberg & Associates Inc.
12505 NE Bel-Red Road
Suite 112
Bellevue, WA 98005
(206) 453-8881

ILLINOIS

Oasis Sales Corporation
1101 Tonne Road
Elk Grove Village, IL 60007
(312) 640-1850

Midwest Technical Sales Inc.
136 Cedar Crest Ct.
St. Charles, MO 63301
(314) 441-1012

INDIANA

Electro Reps Inc.
7240 Shadeland Station
Suite 275
Indianapolis, IN 46250
(317) 842-7202

IOWA

Midwest Technical Sales
2510 White Eagle Trail, SE
Cedar Rapids, IA 52403
(319) 365-4011

KANSAS

Midwest Technical Sales
15301 W. 87th Street
Suite 200
Lenexa, KS 66219
(913) 888-5100

Midwest Technical Sales Inc.
837 Perry
Wichita, KS 67203
(316) 262-7240

KENTUCKY

Electro Reps Inc.
7240 Shadeland Station
Suite 275
Indianapolis, IN 46250
(317) 842-7202

LOUISIANA

Technical Marketing Inc.
2901 Wilcrest Drive
Suite 139
Houston, TX 77042
(713) 783-4497

MAINE

Technology Sales Inc.
332 Second Avenue
Waltham, MA 02154
(617) 890-5700

MARYLAND

Robert Electronic Sales
5525 Twin Knolls Road
Suite 331
Columbia, MD 21045
(301) 995-1900

MASSACHUSETTS

Technology Sales Inc.
332 Second Avenue
Waltham, MA 02154
(617) 890-5700

MICHIGAN

Rathsburg Associates Inc.
17600 Northland Park
Suite 100
Southfield, MI 48086
(313) 559-9700

MINNESOTA

Cahill, Schmitz & Cahill, Inc.
315 North Pierce
St. Paul, MN 55104
(612) 646-7217

MISSISSIPPI

Montgomery Marketing, Inc.
3000 Northwoods Parkway
Suite 245
Norcross, GA 30071
(404) 447-6124

MISSOURI

Midwest Technical Sales Inc.
1314 Robert Ridge
St. Charles, MO 63303
(314) 441-1012

MONTANA

Promotional Technology
7490 Club House Road
Suite 204
Boulder, CO 80301
(303) 530-4774

NEBRASKA

Midwest Technical Sales Inc.
15301 W. 87th Street
Suite 200
Lenexa, KS 66219
(913) 888-5100

Midwest Technical Sales Inc.
2510 White Eagle Trail, SE
Cedar Rapids, IA 52403
(319) 365-4011

NEVADA

Exis Incorporated
2860 Zanker Road
Suite 108
San Jose, CA 95134
(408) 433-3947

NEW HAMPSHIRE

Technology Sales Inc.
332 Second Avenue
Waltham, MA 02154
(617) 890-5700

NEW JERSEY

BGR Associates
Evesham Commons
525 Route 73
Suite 100
Marlton, NJ 08053
(609) 983-1020

ERA, Inc.

354 Veterans Memorial Hwy.
Commack, NY 11725
(516) 543-0510

NEW MEXICO

Nelco Electronix
4801 General Bradley, N.E.
Albuquerque, NM 87111
(505) 292-1399

NEW YORK (Metro)

ERA, Inc.
354 Veterans Memorial Hwy.
Commack NY 11725
(516) 543-0510

NEW YORK STATE

Technology Sales Inc.
470 Perinton Hills Office Park
Fairport, NY 14450
(716) 223-7500

ALTERA SALES REPRESENTATIVES

NORTH CAROLINA

Montgomery Marketing, Inc.
1391 North Harrison Ave.
Cary, NC 27513
(919) 467-6319

NORTH DAKOTA

Cahill, Schmitz & Cahill, Inc.
315 North Pierce
St. Paul, MN 55104
(612) 646-7217

OHIO

The Lyons Corporation
4812 Frederick Road
Suite 101
Dayton, OH 45414
(513) 278-0714

The Lyons Corporation
4615 W. Streetsboro Road
Richfield, OH 44286
(216) 659-9224

OKLAHOMA

Technical Marketing, Inc.
3320 Wiley Post Road
Carrollton, TX 75006
(214) 387-3601

OREGON

Westerberg & Associates Inc.
7165 SW Fir Loop
Portland, OR 97223
(503) 620-1931

PENNSYLVANIA

The Lyons Corporation
4812 Frederick Road
Suite 101
Dayton, OH 45414
(513) 278-0714

BGR Associates
Evesham Commons
525 Route 73
Suite 100
Marlton, NJ 08053
(609) 983-1020

PUERTO RICO

Technology Sales Inc.
Box 121
San German, PR 00753-1021
(809) 892-4745

RHODE ISLAND

Technology Sales Inc.
60 Church Street
Suite 18
Yalesville, CT 06492
(203) 269-8853

SOUTH CAROLINA

Montgomery Marketing, Inc.
1391 North Harrison Ave.
Cary, NC 27513
(919) 467-6319

SOUTH DAKOTA

Cahill, Schmitz & Cahill, Inc.
315 North Pierce
St. Paul, MN 55104
(612) 646-7217

TENNESSEE

Montgomery Marketing, Inc.
4922 Cotton Row
Huntsville, AL 35805
(205) 830-0498

TEXAS

Technical Marketing, Inc.
3320 Wiley Post Road
Carrollton, TX 75006
(214) 387-3601

Technical Marketing, Inc.
2901 Wilcrest Drive
Suite 139
Houston, TX 77042
(713) 783-4497

Technical Marketing, Inc.
1315 Sam Bass Circle
Suite B-3
Round Rock, TX 78681
(512) 244-2291

UTAH

Promotional Technology
7490 Club House Road
Suite 204
Boulder, CO 80301
(303) 530-4774

VERMONT

Technology Sales, Inc.
632 Second Avenue
Waltham, MA 02154
(617) 890-5700

VIRGINIA

Robert Electronic Sales
7637 Hull Street Road
Suite 103
Richmond, VA 23235
(804) 276-3979

WASHINGTON

Westerberg & Associates Inc.
12505 NE Bel-Red Road
Suite 112
Bellevue, WA 98005
(206) 453-8881

WEST VIRGINIA

The Lyons Corporation
4812 Frederick Road
Suite 101
Dayton, OH 45414
(513) 278-0714

WISCONSIN

Oasis Sales Corporation
1305 N. Barker Road
Brookfield, WI 53005
(414) 782-6660

Cahill, Schmitz & Cahill, Inc.
315 North Pierce
St. Paul, MN 55104
(612) 646-7217

WYOMING

Promotional Technology
7490 Club House Road
Suite 204
Boulder, CO 80301
(303) 530-4774

CANADA

Kaytronics
106-10334-152 A Street
Surrey
BC, Canada V3R 7P8
(604) 581-5005

Kaytronics
4019 Carling Avenue
Suite #204
Kanata
Ontario, Canada K2K 2A3
(613) 592-6606

Kaytronics
Unit No. 1, 331 Bowes Road
Concord
Ontario, Canada L4K 1B1
(416) 669-2262

Kaytronics
580 Thimens Blvd.
Ville St. Pierre
Quebec, Canada H4S 1S5
(514) 745-5800

ALTERA

SALES OFFICES

ALTERA CORPORATION

3525 Monroe Street
P.O. Box 58163
Santa Clara, CA 95052-8163
(408) 984-2800 Telex 888496
FAX (408) 248-6924

ALTERA NORTHEAST OFFICE

945 Concord Street
Framingham, MA 01701
(508) 626-0181 Telex 948477
FAX (508) 879-0698

ALTERA MIDWEST OFFICE

200 W. Higgins Road, Suite 216
Schaumburg, IL 60195
(312) 310-8522 TWX 510 101 140
FAX (312) 310-0909

ALTERA SOUTHEAST OFFICE

1080 Holcomb Bridge Road
Suite 100
Roswell, GA 30076
(404) 594-7621 Telex 382307
FAX (404) 998-9830

ALTERA SOUTHWEST OFFICE

17100 Gillette Avenue
Irvine, CA 92714
(714) 474-9616
FAX (714) 261-8697

ALTERA EUROPE

Avenue de la Tanche 2
B-1160 Bruxelles
BELGIUM
(02) 674-5223 Telex 25387
FAX (02) 674-5207

ALTERA UK

42 Queen Street
Maidenhead
Berkshire, England SL61JE
(44) 628 32516
Telex 851 940 16389
FAX (44) 628 770892

ALABAMA

Pioneer Standard
674 South Military Trail
Deerfield Beach, FL 33441
(305) 428-8877

Schweber Electronics
3665 Park Center Blvd. N.
Pompanood, FL 33064
(305) 977-7511

ARIZONA

Schweber Electronics
11049 N 23rd Drive
Suite 100
Phoenix, AZ 85029
(602) 997-4874

Wyle Laboratories
18910 Teller Avenue
Irvine, CA 92715
(714) 863-9953

CALIFORNIA

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
(619) 565-9171

Wyle Laboratories
26677 W. Agoura Road
Calabasas, CA 91302
(818) 880-9001

Wyle Laboratories
18910 Teller Avenue
Irvine, CA 92715
(714) 863-9953

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
11511 Sun Center Drive
Rancho Cordova, CA 95670
(916) 638-5282

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
(408) 727-2500

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
(408) 727-2500

Wyle Laboratories
18910 Teller Avenue
Irvine, CA 92715
(714) 863-9953

Wyle Laboratories
124 Maryland Street
El Segundo, CA 90245
(213) 322-8100

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
(619) 565-9171

Wyle Laboratories
26677 W. Agoura Road
Calabasas, CA 91302
(818) 880-9001

Wyle Laboratories
18910 Teller Avenue
Irvine, CA 92715
(714) 863-9953

Wyle Laboratories
451 E 124th Street
Thornton, CO 80241
(303) 457-0053

CONNECTICUT

Lionex Corporation
170 Research Parkway
Meriden, CT 06450
(203) 237-2282

Pioneer Standard
112 Main Street
Norwalk, CT 06851
(203) 853-1515

Schweber Electronics
Commerce Park
Finance Drive
Danbury, CT 06810
(203) 748-7080

FLORIDA

Pioneer Standard
221 North Lake Blvd.
Altamonte Springs, FL 32701
(305) 834-9090

Pioneer Standard
674 South Military Trail
Deerfield Beach, FL 33441
(305) 428-8877

Schweber Electronics
3665 Park Center Blvd. N.
Pompanood, FL 33064
(305) 977-7511

Schweber Electronics
215 N Lake Blvd.
Altamonte Springs, FL 32701
(305) 331-7555

GEORGIA

Pioneer Standard
3100F Northwoods Place
Norcross, GA 30071
(404) 448-1711

Schweber Electronics
2979 Pacific Drive
Suite E
Norcross, GA 30092
(404) 449-4732

IOWA

Schweber Electronics
5270 N Park Place N E
Cedar Rapids, IA 52402
(319) 373-1417

ILLINOIS

Hall-Mark Electronics
210 Mittel Drive
Wooddale, IL 60191
(312) 860-3800

Pioneer Standard
2171 Executive Drive
Suite 200
Addison, IL 60101
(312) 437-9680

Schweber Electronics
904 Cambridge Drive
Elk Grove Village, IL 60007
(312) 364-3750

INDIANA

Hall-Mark Electronics
4275 W. 96th Street
Indianapolis, IN 46268
(317) 872-8875

Pioneer Standard
6408 Castleplace Drive
Indianapolis, IN 46250
(317) 849-7300

KANSAS

Pioneer Standard
10551 Lackman Road
Lenexa, KS 66215
(913) 492-0500

Schweber Electronics
10300 W 103rd Street
Suite 200
Overland Park, KS 66214
(913) 492-2922

MASSACHUSETTS

Lionex Corporation
36 Jonspin Road
Wilmington, MA 01887
(617) 657-5170

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
(617) 861-9200

Schweber Electronics
25 Wiggins Avenue
Bedford, MA 01730
(617) 275-5100

Schweber Electronics
265 Ballardvale Street
Wilmington, MA 01887
(617) 657-8760

MARYLAND

Pioneer Standard
9100 Gaither Road
Gaithersburg, MD 20877
(301) 921-0660

Schweber Electronics
9330 Gaither Road
Gaithersburg, MD 20877
(301) 840-5900

MICHIGAN

Hall-Mark Electronics
38027 Schoolcraft
Livonia, MI 48150
(313) 462-1205

Pioneer Standard
13485 Stamford
Livonia, MI 48150
(313) 525-1800

Schweber Electronics
12060 Hubbard Drive
Livonia, MI 48150
(313) 525-8100

MINNESOTA

Hall-Mark Electronics
10300 Valley View Road
Suite 101
Eden Prairie, MN 55344
(612) 941-2600

Pioneer Standard
7625 Golden Triangle Drive
Suite G
Eden Prairie, MN 55344
(612) 944-3355

Schweber Electronics
7424 W 78th Street
Edina, MI 55435
(612) 941-5280

MISSOURI

Schweber Electronics
502 Earth City Expressway
Earth City, MO 63045
(314) 739-0526

NORTH CAROLINA

Pioneer Standard
9801 A Southern Pine Blvd.
Charlotte, NC 28210
(704) 527-8188

Schweber Electronics
1 North Commerce Center
5285 North Blvd.
Raleigh, NC 27604
(919) 876-0000

NEW HAMPSHIRE

Schweber Electronics
Belford Farms, Bldg. 2
Kilton & So. River Rd.
Manchester, NH 03102
(603) 625-2250

NEW JERSEY

Lionex Corporation
311 Route 46 West
Fairfield, NJ 07006
(201) 227-7960

Pioneer Standard
45 Route 46
Pine Brook, NJ 07058
(201) 575-3510

Schweber Electronics
18 Madison Road
Fairfield, NJ 07006
(201) 227-7880

NEW MEXICO

Alliance Electronics
11030 Cochiti SE
Albuquerque, NM 87123
(505) 292-3360

NEW YORK

Lionex Corporation
400 Oser Avenue
Hauppauge, NY 11787
(516) 273-1660

Pioneer Standard
60 Crossways Park West
Woodbury, NY 11797
(516) 921-8700

Pioneer Standard
68 Corporate Drive
Bingham, NY 13904
(607) 722-9300

Pioneer Standard
840 Fairport Park
Fairport, NY 14450
(716) 381-7070

Schweber Electronics
3 Town Line Circle
Rochester, NY 14623
(716) 424-2222

Schweber Electronics
Jericho Turnpike
Westbury, NY 11590
(516) 334-7474

OHIO

Hall-Mark Electronics
5821 Harper Road
Solon, OH 44139
(216) 349-4631

Hall-Mark Electronics
400 E. Wilson Ridge Rd.
Suite S
Worthington, OH 43085
(614) 888-3313

Pioneer Standard
4800 East 131st Street
Cleveland, OH 44105
(216) 587-3600

Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
(513) 236-9900

Schweber Electronics
7865 Paragon Road
Suite 210
Dayton, OH 45459
(513) 439-1800

Schweber Electronics
23880 Commerce Park Road
Beachwood, OH 44122
(216) 464-2970

OKLAHOMA

Hall-Mark Electronics
5460 S. 103 East Avenue
Tulsa, OK 75145

Quality Components
3158 South 108th East Avenue
Suite 274
Tulsa, OK 74146
(918) 664-8812

Schweber Electronics
4815 South Sheridan
Fountain Plaza
Suite 109
Tulsa, OK 74145
(918) 622-8000

OREGON

Wyle Laboratories
5289 NE Elam Young Pkwy.
Bldg. E100
Hillsboro, OR 97123
(503) 640-6000

PENNSYLVANIA

Lionex Corporation
355 Business Center Drive
Horsham, PA 19044
(215) 443-5150

Pioneer Standard
261 Gibraltar Road
Horsham, PA 19044
(215) 674-4000

Pioneer Standard
259 Kappa Drive
Pittsburg, PA 15238
(412) 782-2300

Schweber Electronics
1000 R I D C Plaza
Suite 203
Pittsburg, PA 15238
(412) 782-1600

Schweber Electronics
231 Gibraltar Road
Horsham, PA 19044
(215) 441-0600

TEXAS

Hall-Mark Electronics
11333 Pagemill Road
Dallas, TX 75243-8399
(214) 343-5903

Hall-Mark Electronics
12211 Technology Blvd.
Austin, TX 78727
(512) 258-8848

Hall-Mark Electronics
8000 West Glen
Houston, TX 77063
(713) 781-6100

Pioneer Standard
5853 Point West Drive
Houston, TX 77036
(713) 988-5555

Pioneer Standard
1826 Kramer Lane #D
Austin, TX 78758-4239
(512) 834-4000

Pioneer Standard
13710 Omega Road
Dallas, TX 75244
(214) 386-7300

Quality Components
2120 West Braker Lane
Suite M
Austin, TX 78758
(512) 835-0220

Quality Components
1005 Industrial Blvd.
Sugar Land, TX 77487
(713) 240-2255

Quality Components
4257 Kellway Circle
Addison, TX 75001
(214) 733-4300

Schweber Electronics
4202 Beltway Drive
Dallas, TX 75234
(214) 661-5010

Schweber Electronics
10625 Richmond Avenue
Suite 100
Houston, TX 77042
(713) 784-3600

Schweber Electronics
6300 La Calma Drive
Suite 240
Austin, TX 78752
(512) 458-8253

Wyle Laboratories
2120 West Braker Lane
Suite F
Austin, TX 78758
(512) 834-9957

Wyle Laboratories
1810 Greenville Avenue
Richardson, TX 75081
(214) 235-9953

Wyle Laboratories
11001 South Wilcrest
Suite 100
Houston, TX 77099
(713) 879-9953

UTAH

Wyle Laboratories
1325 W. 2200 So.
Suite E
West Valley City, UT 84119
(801) 974-9953

WASHINGTON

Wyle Laboratories
15385 NE 90th St.
Redmond, WA 98052
(206) 453-8300

WISCONSIN

Hall-Mark Electronics
16255 West Lincoln Avenue
New Berlin, WI 53151
(414) 797-7844

Schweber Electronics
3050 S. Calhoun Road
New Berlin, WI 53151-3549
(414) 784-9020



ALBERTA

Future Electronics
3220 5th Ave.
North East Calgary, Alberta
T2A 5N1
(403) 235-5325

Future Electronics
5312 Calgary Trail
Edmonton, Alberta
T6H 4S8
(403) 438-2858

BRITISH COLUMBIA

Future Electronics
1695 Boundary Road
Vancouver, B.C.
V5K 4X7
(604) 294-1166

ONTARIO

Future Electronics
Baxter Center
1050 Baster Rd.
Ottawa, Ontario
K2C 3P2
(613) 820-8313

Future Electronics
82 St. Regis Crescent North
Downsview, Ontario
M35 1Z3
(416) 638-4771

SEMAD Electronics
85 Spy Court
Markham, Ontario
L3R 4Z4
(416) 475-3922

SEMAD Electronics
8563 Government Street
Burnaby, BC
V3N 4S9
(604) 420-9889

SEMAD Electronics
243 Place Frontenac
Point Claire, Quebec
H9R 4Z7
(514) 694-0860

SEMAD Electronics
1827 Woodward Drive
Suite 303
Ottawa, Ontario
K2C 0R3
(613) 727-8325

SEMAD Electronics
75 Glendeer Drive SE
Suite 210
Calgary, Alberta
T2H 2S8
(403) 252-5664

QUEBEC

Future Electronics
237 Hymus Blvd.
Pointe-Claire, Quebec
H9R 5C7
(514) 694-7710

ARGENTINA

YEL S.R.L.
Cangallo 1454
Piso 8-Of. 41
1037 Buenos Aires
Argentina
Telephone: 01-462211
Telex: 18605 YEL AR
Telefax: 01-45-2551

AUSTRALIA

VELTEK PTY, LTD.
22 Harker St.
Burwood, Victoria
3125 Australia
Telephone: 03-2887511
Telefax: 03-2885473

VELTEK PTY, LTD.

N.S.W. Office
Suite 4, 5 King St.
Rockdale, N.S.W. 2216
Telephone: (02) 599-1900
Telefax: (02) 597-7826

AUSTRIA

Hitronik
St. Veit-Gasse 51
A-1130 Wien
Austria
Telephone: (0222) 824 199
Telex: 134404
Telefax: (0222) 826 440

BELGIUM

D & D Electronics
Vlie Olympiadelaan 93
2020 Antwerpen
Telephone: (03) 827 7934
Telex: 73121
Telefax: (03) 828-7254

BRAZIL

Intectra
2629 Terminal Blvd.
Mountain View, CA 94043 USA
Telephone: (415) 967-8818
Telex: 345545

DENMARK

E.V. Johanssen Elektronik A/S
Titangade 15
DK-2200 Kobenhavn N
Denmark
Telephone: (01) 83 90 22
Telex: 16522 evicas dk
Telefax: (01) 83 92 22

FINLAND

Yleiselektronikka Oy
P.O. Box 73
Luomantotko 6
SF-02201 Espoo
Finland
Telephone: (358) 0-452-12-55
Telex: (857) 123212 Yleoy sf
Telefax: (358) 0-428-932

FRANCE

Tekelec-Airtronic
Headquarters
Cite Des Bruyeres
Rue Carle Vernet
92310 Sevres
Telephone: 16 (1) 45 34 75 35
Telex: 204 552
Telefax: 16 (1) 45 07 21 91

Tekelec-Airtronic
Paris Sud
Tour Evry 2
523 Place des Terrasses
91034 Evry Cedex
Telephone: 60 77 82 66
Telex: 691 158 F

Tekelec-Airtronic
Paris 92
BP NR 2
1 Rue Carle Vernet
92310 Sevres
Telephone: 45 34 75 35
Telex: 204 552 F

Tekelec-Airtronic
Paris 78
5 Allee du Bourbonnais
78310 Maurepas
Telephone: 30 62 00 58
Telex: 698 121 F

Tekelec-Airtronic
Paris Est
424, La Closerie Bat A
Clos Mont d'Est
93160 Noisy Le Grand
Telephone: 43 04 62 00
Telex: 220 368 F

Tekelec-Airtronic
Paris Nord
8 Avenue Salvador Allende
93804 Epinary Cedex
Telephone: 48 21 60 44
Telex: 630 260 F

Tekelec-Airtronic
Lyon
26 Rue de la Baisse
69100 Villeurbanne
Telephone: 78 84 00 08
Telex: 370 481 F

Tekelec-Airtronic
Grenoble
15 Avenue Granier
BP91
38240 Meylan
Telephone: 76 41 11 36
Telex: 980 207 F

Tekelec-Airtronic
Aix en Provence
Batiment "Le Mercure"
Avenue Ampere BP 77
13762 Les Milles Cedex
Telephone: 42 24 40 45
Telex: 440 928 F

Tekelec-Airtronic
Toulouse
22/24 Boulevard Thibaud
31084 Toulouse Cedex
Telephone: 61 40 83 94
Telex: 520 374 F

Tekelec-Airtronic
Bordeaux
Parc Club
Cadera Nord
33700 Merignac
Telephone: 56 34 84 11
Telex: 550 589 F

Tekelec-Airtronic
Lille
Immeuble Moulin 2
5 Rue du Colibri
59650 Villeneuve D' ASCQ
Telephone: 20 05 17 00
Telex: 160 011 F

Tekelec-Airtronic
Strasbourg
1 Rue Gustave Adolphe Hirm
67000 Strasbourg
Telephone: 88 22 31 51
Telex: 880 765 F

Tekelec-Airtronic
Rennes
20 Avenue de Crimée
B.P. 2246
35022 Rennes Cedex
Telephone: 99 50 62 35
Telex: 740 414 F

GERMANY

Electronic 2000
Muenchen
Stahlgruberring 12
8000 Muenchen 82
Telephone: 0 89/42 00 1-0
Telex: 522 561
Telefax: 089/42001-129

Electronic 2000
Gerlingen
Benzstrasse 1
7016 Gerlingen
Telephone: 071 56/356-0
Telex: 7-245 265

Electronic 2000
Nuernberg
AuBere Sulzbacher Str. 37
8500 Nuernberg 20
Telephone: 09 11/59 50 58
Telex: 6-26 495

Electronic 2000
Frankfurt
Schmidtstrasse 49
6000 Frankfurt/M 1
Telephone: 069/73 04 81
Telex: 4-189 486

Electronic 2000
Duesseldorf
Heinrich-Hertz-Str. 34
4006 Duesseldorf-Ekrath
Telephone: 02 11/2040 91-94
Telex: 8-586 810

Electronic 2000
Hamburg
Uberseering 25
2000 Hamburg 60
Telephone: 040/6 30 40 81
Telex: 2-164 921

Electronic 2000
Berlin
Otto-Suhr-Allee 9
1000 Berlin 10
Telephone: 030/341 70 81-82
Telex: 185 323

INDIA

Capricorn Systems
International, Inc.
1430 Tully Road, Suite 405
San Jose, CA 95122
Telephone: (408) 294-2833
Telex: 714997729 (CAPCNUI)
Telefax: (408) 294-0355

SRI Ram Associates
14 First Floor
DVG Road, Basavanagudi
Bangalore 560 004
India
Telephone: (0812) 602140
Telex: (953) 08458162 SRIS IN

ISRAEL

Veetronics Ltd.
P.O. Medinat Hayehudim Street
P.O. Box 2024
Herzlia B 46120
Israel
Telephone: (052) 556-070
Telex: 342579
Telefax: (052) 556-508

ITALY

Inter-Rep
10148 Torino
Via Orbetello, 98
Telephone: 011/21.65.901
(15 linee)
Telex: 221422
Telefax: 011/21.65.915

Inter-Rep
2151 Milano
Via Gadames, 128
Telephone: 02/30.11.620 (rra.)
Telex: 221422

Inter-Rep
36016 Thiene
Via Valbella, 10 (cond. Alfa)
Telephone: 0445/36.49.61-36.38.90
Telex: 431222
Telefax: 0445/36.14.33

ALTERA INTERNATIONAL**DISTRIBUTORS****ITALY (CONT'D)**

Inter-Rep
40129 Bologna
Via E. Mattei, 40
Telephone: 051/53.11.99 (rra)
Telex: 226079 EXEL

Inter-Rep
50127 Firenze
Via Panciatichi, 40
Telephone:
055/43.60.392-43.60.422
Telex: 055/43.10.35

Inter-Rep
00159 Roma
Via Tiburtina, 436
Telephone: 06/43 90 470
Telex: 06/43 80 676

JAPAN

Japan Macnics Corporation
516 Imaminami-Cho
Nakahara-Ku
Kawasaki-City
211 Japan
Telephone: (044) 711-0022
Telex: 28988
Telefax: (044) 711-2214

Japan Macnics Corporation
Shin-Osaka Hikari Bldg.
20-19, Higashi-Nakajima
1-Chome
Osaka-City 533
Japan
Telephone: (06) 325-0800
Telefax: (06) 325-2200

Paltek Corporation
3-8-18 Yoga
Setagaya-Ku
Tokyo 158
Japan
Telephone: (03) 707-5455
Telex: 02425205
Telefax: (03) 707-5338

KOREA

MJL Corporation
Korea Branch
Samwhan Camus Bldg.
17-3 Youido-Dong
Yeungdeungpo-Ku
Seoul, Korea
Telephone: (02) 784-8000
Telex: K28907 MJL
Telefax: (02) 784-4644

MJL Corporation - USA Office
622 Rosedale Road
Princeton, NJ 08540
Telephone: (609) 683-1700
Telex: 843457 MJL
Telefax: (609) 683-7447

MEXICO

Intectra
2629 Terminal Blvd.
Mountain View, CA 94043 USA
Telephone: (415) 967-8818
Telex: 345545

NETHERLANDS

Diode-Nederland
Meidoornkade 22
3992 AE Houten
Telephone: (03403) 91234
Telex: 47388
Telefax: (03403) 77904

Diode-Nederland
Hengelostraat
7521 PA Enschede
Telephone: (03403) 91234
Telex: 44277
Telefax: (053) 337415

NORWAY

Eltron A/S
Aslakveien 20F
0753 Oslo 7
Norway
Telephone: (02) 50 06 50
Telex: 77144

SINGAPORE

Impact Sound Pte. Ltd.
7500A Beach Road
#09-322 The Plaza
Singapore 0719
Telephone: 2914953
Telex: 39142
Telefax: 2962400

SPAIN

Selco
Paseo de la Habana, 190
28036-Madrid
Spain
Telephone: (01) 405-4213
Telex: 45458
Telefax: (01) 259-2284

SWEDEN

Fertronic AB
Norra Gubberogatan 32
S-41663 Goeteborg
Sweden
Telephone: (031) 84 84 50
Telex: 85421442
Telefax: (031) 21 51 25

Fertronic AB
Box 1279, S-171 24
Solna, Sweden
Visitaddress: Dalvagen 12
Telephone: (08) 83 00 60
Telex: 11181 fertron s.
Telefax: (08) 83 28 20

SWITZERLAND

Stolz AG
Taerfnstrasse 15
5405 Baden-Daettwil
Telephone: (056) 84 01 51
Telex: 825088
Telefax: (056) 83 19 63

Stolz AG
Av. Louis-Casal 81
CH-1216 Geneve
Telephone: (022) 98 78 77

TAIWAN

Galaxy Far East Corporation
8F-6 390, Sec. 1
Fu Hsing S. Road
Taipei, Taiwan
Telephone: (02) 705 7266
Telex: 26110
Telefax: (02) 704 6729

UNITED KINGDOM

Ambar/Cascom Ltd.
Rabans Close
Aylesbury
Bucks HP19 3RS
England
Telephone: (0296) 434141
Telex: 837427
Telefax: (0296) 29670

Thame Components Ltd.
Thame Park Road
Thame, Oxon OX9 3XD
Telephone: (084421) 4561
Telex: 837917
Telefax: (084421) 7185

ALTERA**SALES OFFICES****ALTERA CORPORATION**

3525 Monroe Street,
P.O. Box 58163
Santa Clara, CA 95052-8163
(408) 984-2800 Telex 888496
FAX (408) 248-6928

ALTERA NORTHEAST OFFICE

945 Concord Street,
Framingham, MA 01701
(508) 626-0181 Telex 948477
FAX (508) 879-0698

ALTERA MIDWEST OFFICE

200 W. Higgins Road, Suite 216,
Schaumburg, IL 60195
(312) 310-8522 TWX 510 101 1409
FAX (312) 310-0909

ALTERA SOUTHEAST OFFICE

1080 Holcomb Bridge Road
Suite 100
Roswell, GA 30076
(404) 594-7621 Telex 382207
FAX (404) 998 9830

ALTERA SOUTHWEST OFFICE

17100 Gillette Avenue
Irvine, CA 92714
(714) 474-9616
FAX (714) 261 8697

ALTERA EUROPE

Avenue de la Tanche 2
B-1160 Bruxelles
BELGIUM
(02) 674-5223 Telex 25387
FAX (02) 674-5207

ALTERA UK

42 Queen Street
Maidenhead
Berkshire, England SL61JE
0628 32516
Telex: 851 940 16389
FAX 0628 770892